Perfect Reconstruction Filters for 4-Channels Time-Interleaved ADC Affected by Mismatches

被引：0
|
作者：
Rosato, Felice [1 ]
Monsurro, Pietro [1 ]
Trifiletti, Alessandro [1 ]
机构：
[1] Univ Rome Sapienza, Dept Informat Elect & Telecommun Engn, Rome, Italy
来源：
2017 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD) | 2017年
关键词：
CALIBRATION;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A closed-form representation of the reconstruction filters for a 4-channel Time-Interleaved ADC affected by gain mismatches and timing skew is derived solving the Papoulis equations. First-order Taylor expansions of the filters are then computed to enable linear estimation methods to be used in foreground and background calibration techniques. The results are validated with behavioral simulations and compared to the reconstruction filters' responses obtained with numerical methods.
引用
收藏
页数：4
相关论文
共 50 条
  • [41] Digital correction of frequency response mismatches in 2-channel time-interleaved ADCs using adaptive I/Q signal processing
    Singh, Simran
    Valkama, Mikko
    Epp, Michael
    Anttila, Lauri
    Schlecker, Wolfgang
    Ingber, Elmar
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2015, 82 (03) : 543 - 555
  • [42] A CMOS 6-Bit 16-GS/s Time-Interleaved ADC Using Digital Background Calibration Techniques
    Huang, Chun-Cheng
    Wang, Chung-Yi
    Wu, Jieh-Tsorng
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (04) : 848 - 858
  • [43] Low-Complexity Digital Correction of 4-Channel Time-Interleaved ADC Frequency Response Mismatch using Adaptive I/Q Signal Processing
    Singh, Simran
    Epp, Michael
    Schlecker, Wolfgang
    Valkama, Mikko
    2015 IEEE GLOBAL CONFERENCE ON SIGNAL AND INFORMATION PROCESSING (GLOBALSIP), 2015, : 250 - 254
  • [44] A 6-Bit 20 GS/s Time-Interleaved Two-Step Flash ADC in 40 nm CMOS
    Oh, Dong-Ryeol
    ELECTRONICS, 2022, 11 (19)
  • [45] A 2GS/s 6-bit CMOS time-interleaved ADC for analysis of mixed-signal calibration techniques
    Benjamín T. Reyes
    German Paulina
    Raúl Sanchez
    Pablo S. Mandolesi
    Mario R. Hueda
    Analog Integrated Circuits and Signal Processing, 2015, 85 : 3 - 16
  • [46] A 5-GS/s 7.2-ENOB Time-Interleaved VCO-Based ADC Achieving 30.5 fJ/cs
    Baert, Maarten
    Dehaene, Wim
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2020, 55 (06) : 1577 - 1587
  • [47] A 5-GS/s 10-b 76-mW Time-Interleaved SAR ADC in 28 nm CMOS
    Fang, Jie
    Thirunakkarasu, Shankar
    Yu, Xuefeng
    Silva-Rivas, Fabian
    Zhang, Chaoming
    Singor, Frank
    Abraham, Jacob
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (07) : 1673 - 1683
  • [48] A 2GS/s 6-bit CMOS time-interleaved ADC for analysis of mixed-signal calibration techniques
    Reyes, Benjamin T.
    Paulina, German
    Sanchez, Raul
    Mandolesi, Pablo S.
    Hueda, Mario R.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2015, 85 (01) : 3 - 16
  • [49] A Background M-Channel Time-Interleaved ADC Calibration for Multilevel Modulations Based on the Probability Density Function Difference and a Greedy Algorithm
    Tavares, Yang A.
    Kim, Seunghyun
    Lee, Minjae
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2022, 70 : 4140 - 4155
  • [50] A mismatch-error minimized four-channel time-interleaved 11 b 150 MS/s pipelined SAR ADC
    Park, Hye-Lim
    Choi, Min-Ho
    Nam, Sang-Pil
    An, Tai-Ji
    Lee, Seung-Hoon
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 76 (01) : 1 - 13
12345