A hardware efficient VLSI architecture for FFT processor in OFDM systems

被引:0
作者
Wu, JM [1 ]
Liu, K [1 ]
Shen, B [1 ]
Min, R [1 ]
机构
[1] Fudan Univ, State Key Lab ASIC & Syst, Shanghai, Peoples R China
来源
2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2 | 2005年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a hardware efficient FFT implementation architecture using a novel data access scheme for OFDM applications. By conversion of digit-reversed to bit-reversed order addressing, continuous flow FFT processing can be achieved using 2 N-word memories by alternation between natural order and bit-reversed order addressing. An in-place multi-bank memory is adopted to accommodate high-speed applications such as wireless multimedia communications. Also the bank index generation is performed using bit-wise XOR operations instead of conventional modulo-r additions. The scheme supports scalable length FFT computation and achieves conflict-free memory access.
引用
收藏
页码:82 / 85
页数:4
相关论文
共 10 条
  • [1] *AMPH, 2002, CS2420 2048 4096 819
  • [2] BAEK JH, 2003, P IEEE INT S CIRC SY, V2, P133
  • [3] *ETSI, 2004, DIG VID BROAD DVB FR
  • [4] Designing pipeline FFT processor for OFDM (de)modulation
    He, SS
    Torkelson, M
    [J]. 1998 URSI SYMPOSIUM ON SIGNALS, SYSTEMS, AND ELECTR ONICS, 1998, : 257 - 262
  • [5] Hsin-Fu Lo, 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196), P654, DOI 10.1109/ISCAS.2001.922322
  • [6] Jia LH, 1999, 42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, P804
  • [7] CONFLICT FREE MEMORY ADDRESSING FOR DEDICATED FFT HARDWARE
    JOHNSON, LG
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1992, 39 (05): : 312 - 316
  • [8] Radhouane J, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I, P116, DOI 10.1109/ISCAS.2000.857040
  • [9] Takala JH, 2003, PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, P524
  • [10] VEITHEN D, 1999, ISSCC, P248