Impact of device scaling on deep sub-micron transistor reliability - A study of reliability trends using SRAM

被引：0

作者：

White, M ^{[1
]}

Huang, B ^{[1
]}

Qin, J ^{[1
]}

Gur, Z ^{[1
]}

Talmor, M ^{[1
]}

Chen, Y ^{[1
]}

Heidecker, J ^{[1
]}

Nguyen, D ^{[1
]}

Bernstein, J ^{[1
]}

机构：

[1] CALTECH, Jet Prop Lab, Pasadena, CA 91109 USA

来源：

2005 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP, FINAL REPORT | 2005年

关键词：

D O I：

10.1109/IRWS.2005.1609574

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

As microelectronics are scaled in to the deep submicron regime, users of advanced technology CMOS, particularly in high-reliability applications, should reassess how scaling effects impact long-term reliability. An experimental based reliability study of industrial grade SRAMs, consisting of three different technology nodes, is proposed to substantiate current acceleration models for temperature and voltage life-stress relationships. This reliability study utilizes Step-Stress techniques to evaluate memory technologies (0.25um, 0.15um, and 0.13um) embedded in many of today's high-reliability space/aerospace applications. Two acceleration modeling approaches are presented to relate experimental FIT calculations to Mfr's qualification data.

引用

页码：103 / 106

页数：4

共 50 条

[21] Predictive die-level reliability-yield modeling for deep sub-micron devices
Ooi, Melanie Po-Leen
Kuang, Ye Chow
Chan, Chris
Demidenko, Serge
DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 216 - +
[22] Trends of on-chip interconnects in deep sub-micron VLSI
Antono, DD
Inagaki, K
Kawaguchi, H
Sakurai, T
IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (03): : 392 - 394
[23] Trends in tests and failure mechanisms in deep sub-micron technologies
Hamdioui, Said
Al-Ars, Zaid
Mhamdi, Lotfi
Gaydadjiev, Georgi
Vassiliadis, Stamatis
IEEE DTIS: 2006 INTERNATIONAL CONFERENCE ON DESIGN & TEST OF INTEGRATED SYSTEMS IN NANOSCALE TECHNOLOGY, PROCEEDINGS, 2006, : 216 - 221
[24] SRAM Cell Design Challenges in Modern Deep Sub-Micron Technologies: An Overview
Gul, Waqas
Shams, Maitham
Al-Khalili, Dhamin
MICROMACHINES, 2022, 13 (08)
[25] Analysis of Contact Resistance Effect to SRAM Performance in Deep Sub-Micron technology
Huang, Stella
Wong, Waisum
2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 873 - 875
[26] Impact of joule heating on scaling of deep sub-micron Cu/low-k interconnects
Chiang, TY
Shieh, B
Saraswat, KC
2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 38 - 39
[27] Building-in reliability through failure analysis in sub-micron devices
Radhakrishnan, MK
Chih-Hang, T
Natarajan, M
PROCEEDING OF THE TENTH INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES, VOLS I AND II, 2000, 3975 : 784 - 789
[28] Exploiting DRAM Restore Time Variations in Deep Sub-micron Scaling
Zhang, Xianwei
Zhang, Youtao
Childers, Bruce R.
Yang, Jun
2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 477 - 482
[29] Fault model for sub-micron CMOS ULSI circuits reliability assessment
Lisenker, B
Mitnick, Y
MICROELECTRONICS RELIABILITY, 2000, 40 (02) : 255 - 265
[30] ESD CHARACTERISTICS OF GGNMOS DEVICE IN DEEP SUB-MICRON CMOS TECHNOLOGY
Jun, Shi
PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON AUDIO, LANGUAGE AND IMAGE PROCESSING (ICALIP), 2016, : 327 - 331

← 1 2 3 4 5 →