共 50 条
- [21] Predictive die-level reliability-yield modeling for deep sub-micron devices DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 216 - +
- [22] Trends of on-chip interconnects in deep sub-micron VLSI IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (03): : 392 - 394
- [23] Trends in tests and failure mechanisms in deep sub-micron technologies IEEE DTIS: 2006 INTERNATIONAL CONFERENCE ON DESIGN & TEST OF INTEGRATED SYSTEMS IN NANOSCALE TECHNOLOGY, PROCEEDINGS, 2006, : 216 - 221
- [25] Analysis of Contact Resistance Effect to SRAM Performance in Deep Sub-Micron technology 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 873 - 875
- [26] Impact of joule heating on scaling of deep sub-micron Cu/low-k interconnects 2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 38 - 39
- [27] Building-in reliability through failure analysis in sub-micron devices PROCEEDING OF THE TENTH INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES, VOLS I AND II, 2000, 3975 : 784 - 789
- [28] Exploiting DRAM Restore Time Variations in Deep Sub-micron Scaling 2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 477 - 482
- [30] ESD CHARACTERISTICS OF GGNMOS DEVICE IN DEEP SUB-MICRON CMOS TECHNOLOGY PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON AUDIO, LANGUAGE AND IMAGE PROCESSING (ICALIP), 2016, : 327 - 331