Impact of device scaling on deep sub-micron transistor reliability - A study of reliability trends using SRAM

被引：0

作者：

White, M ^{[1
]}

Huang, B ^{[1
]}

Qin, J ^{[1
]}

Gur, Z ^{[1
]}

Talmor, M ^{[1
]}

Chen, Y ^{[1
]}

Heidecker, J ^{[1
]}

Nguyen, D ^{[1
]}

Bernstein, J ^{[1
]}

机构：

[1] CALTECH, Jet Prop Lab, Pasadena, CA 91109 USA

来源：

2005 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP, FINAL REPORT | 2005年

关键词：

D O I：

10.1109/IRWS.2005.1609574

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

As microelectronics are scaled in to the deep submicron regime, users of advanced technology CMOS, particularly in high-reliability applications, should reassess how scaling effects impact long-term reliability. An experimental based reliability study of industrial grade SRAMs, consisting of three different technology nodes, is proposed to substantiate current acceleration models for temperature and voltage life-stress relationships. This reliability study utilizes Step-Stress techniques to evaluate memory technologies (0.25um, 0.15um, and 0.13um) embedded in many of today's high-reliability space/aerospace applications. Two acceleration modeling approaches are presented to relate experimental FIT calculations to Mfr's qualification data.

引用

页码：103 / 106

页数：4

共 50 条

[11] Prediction of deep sub-micron CMOS transistor performance and comparison with projected performance trends using tuned simulations
Sridhar, S
Chao, CP
Mehrotra, M
Nandakumar, M
Chen, IC
MICROELECTRONIC DEVICE TECHNOLOGY II, 1998, 3506 : 234 - 242
[12] Tutorial - Reliability enhancement for high-performance circuits in deep sub-micron era
Chrzanowska-Jeske, M
Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, 2003, : 1474 - 1477
[13] PHYSICAL MODELS FOR DEEP SUB-MICRON DEVICE SIMULATION
SONODA, K
INOUE, Y
TANIGUCHI, K
HAMAGUCHI, C
JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 1989, 28 (12): : L2313 - L2315
[14] Impact of Voltage Scaling on Nanoscale SRAM Reliability
Chandra, Vikas
Aitken, Robert
DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 387 - 392
[15] Analysis and optimization of current sensing circuit for deep sub-micron SRAM
Wang Yiqi
Zhao Fazhan
Liu Mengxin
Lu Yinxue
Zhao Bohua
Han Zhensheng
JOURNAL OF SEMICONDUCTORS, 2011, 32 (11)
[16] Analysis and optimization of current sensing circuit for deep sub-micron SRAM
王一奇
赵发展
刘梦新
吕荫学
赵博华
韩郑生
半导体学报, 2011, 32 (11) : 157 - 161
[17] Reliability issues in deep deep sub-micron technologies: time-dependent variability and its impact on embedded system design
Papanikolaou, Antonis
Miranda, Miguel
Wang, Hua
Catthoor, Francky
Satyakiran, Munaga
Marchal, Pol
Kaczer, Ben
Bruynseraede, Christophe
Tokei, Zsolt
IFIP VLSI-SOC 2006: IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION & SYSTEM-ON-CHIP, 2006, : 342 - +
[18] A scaling scheme and optimization methodology for deep sub-micron interconnect
Oh, SY
Rahmat, K
Nakagawa, OS
Moll, J
INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1996, : 320 - 325
[19] Characterization and reliability of low dielectric constant fluorosilicate glass and silicon rich oxide process for deep sub-micron device application
Cheng, YL
Wang, YL
Liu, CW
Wu, YL
Lo, KY
Liu, CP
Lan, JK
THIN SOLID FILMS, 2001, 398 : 533 - 538
[20] Performance and reliability of single halo deep sub-micron p-MOSFETs for analog applications
Jha, NK
Baghini, MS
Rao, VR
PROCEEDINGS OF THE 9TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2002, : 35 - 39

← 1 2 3 4 5 →