Impact of device scaling on deep sub-micron transistor reliability - A study of reliability trends using SRAM

被引：0

作者：

White, M ^{[1
]}

Huang, B ^{[1
]}

Qin, J ^{[1
]}

Gur, Z ^{[1
]}

Talmor, M ^{[1
]}

Chen, Y ^{[1
]}

Heidecker, J ^{[1
]}

Nguyen, D ^{[1
]}

Bernstein, J ^{[1
]}

机构：

[1] CALTECH, Jet Prop Lab, Pasadena, CA 91109 USA

来源：

2005 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP, FINAL REPORT | 2005年

关键词：

D O I：

10.1109/IRWS.2005.1609574

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

As microelectronics are scaled in to the deep submicron regime, users of advanced technology CMOS, particularly in high-reliability applications, should reassess how scaling effects impact long-term reliability. An experimental based reliability study of industrial grade SRAMs, consisting of three different technology nodes, is proposed to substantiate current acceleration models for temperature and voltage life-stress relationships. This reliability study utilizes Step-Stress techniques to evaluate memory technologies (0.25um, 0.15um, and 0.13um) embedded in many of today's high-reliability space/aerospace applications. Two acceleration modeling approaches are presented to relate experimental FIT calculations to Mfr's qualification data.

引用

页码：103 / 106

页数：4

共 50 条

[1] Reliability scaling in deep sub-micron MOSFETs
Horiuchi, T
Ito, H
Kimizuka, N
MICROELECTRONIC DEVICE AND MULTILEVEL INTERCONNECTION TECHNOLOGY II, 1996, 2875 : 108 - 117
[2] Process technique for SEU reliability improvement of deep sub-micron SRAM cell
Saxena, PK
Bhat, N
SOLID-STATE ELECTRONICS, 2003, 47 (04) : 661 - 664
[3] Device design methodology and reliability strategy for deep sub-micron technology
Divakaruni, R
El-Kareh, B
Tonti, WR
1997 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 1997, : 147 - 152
[4] Reliability study of sub-micron titanium silicide contacts
Lin, CC
Chen, WS
Hwang, HL
Hsu, KYJ
Liou, HK
Tu, KN
APPLIED SURFACE SCIENCE, 1996, 92 : 660 - 664
[5] Reliability versus yield and die location in deep sub-micron VLSI
Riordan, W
Miller, R
Hicks, J
ISSM 2000: NINTH INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, PROCEEDINGS, 2000, : 207 - 210
[6] DEVICE, CIRCUIT, AND TECHNOLOGY SCALING TO MICRON AND SUB-MICRON DIMENSIONS
REISMAN, A
PROCEEDINGS OF THE IEEE, 1983, 71 (05) : 550 - 565
[7] HOT-ELECTRON RELIABILITY OF DEEP SUB-MICRON MOS-TRANSISTORS
REIMBOLD, G
PAVIETSALOMON, F
HADDARA, H
GUEGAN, G
CRISTOLOVEANU, S
JOURNAL DE PHYSIQUE, 1988, 49 (C-4): : 665 - 668
[8] Reliability simulation of AC hot carrier degradation for deep sub-micron MOSFETs
Shimizu, S
Tanizawa, M
Kusunoki, S
Inuishi, M
Miyoshi, H
ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 1996, 79 (11): : 19 - 27
[9] Standby supply voltage minimization for deep sub-micron SRAM
Qin, HF
Cao, Y
Markovic, D
Vladimirescu, A
Rabaey, J
MICROELECTRONICS JOURNAL, 2005, 36 (09) : 789 - 800
[10] A deep sub-micron SRAM cell design and analysis methodology
Kang, DW
Kim, YB
PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2001, : 858 - 861

← 1 2 3 4 5 →