FPGA Design and Implementation of Pulse Shaping Filter for Coherent Underwater Communication

被引:0
|
作者
Wang, Zhijie [1 ]
Li, Yu [1 ]
Huang, Haining [1 ]
机构
[1] Chinese Acad Sci, Inst Acoust, Beijing, Peoples R China
关键词
underwater acoustic communication; pulse shaping filter; FPGA; QPSK;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Underwater acoustic channel is characterized by strictly limited frequency bandwidth, therefore, pulse shaping filter is often used in the transmitter of underwater acoustic (UWA) communication system for baseband processing in order to reduce the inter-symbol interference (ISI), ensure more effective transmission, reduce bit error rate and improve the communication quality. This paper analyses the basic parameters of the pulse shaping filter for UWA coherent communication system and presents one implementation architecture on field programmable gate array (FPGA). The design adopts polyphase structure based on distributed algorithm (DA) and realizes an adjustable roll-off factor shaping filter with greatly reduced resource usage, which is optimized through approach of look-up table (LUT) partition and symmetry of finite impulse response (FIR). The designed shaping filter has been successfully applied to a real time UWA communication system and the results show that it can meet the shaping requirements well.
引用
收藏
页码:748 / 752
页数:5
相关论文
共 50 条
  • [21] Design and implementation of a universal communication security unit on an FPGA
    Shehata, K
    Hussien, H
    Hamdy, N
    Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, 2003, : 855 - 859
  • [22] Design and Implementation of SPI Communication Based-on FPGA
    Tian, Xiaochun
    Li, Jie
    Fan, Yubao
    Yu, Xining
    Liu, Jun
    MATERIALS PROCESSING TECHNOLOGY, PTS 1-4, 2011, 291-294 : 2658 - 2661
  • [23] Design and implementation of ARV surface/underwater communication protocol
    Zeng, Junbao
    Gao, Yong
    Li, Shuo
    Jiqiren/Robot, 2009, 31 (SUPPL.): : 39 - 42
  • [24] FIR Filter Implementation on FPGA Using MCM Design Technique
    Trimale, Manish B.
    Chilveri, Purushottam G.
    2017 2ND INTERNATIONAL CONFERENCE ON CIRCUITS, CONTROLS, AND COMMUNICATIONS (CCUBE), 2017, : 213 - 217
  • [25] Design and Implementation of a Scalable and Efficient FIR Filter Based on FPGA
    Zhang, Duoli
    Wang, Hao
    Song, Yukun
    2015 INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND ENGINEERING APPLICATIONS (CSEA 2015), 2015, : 682 - 688
  • [26] Efficient Design and FPGA Implementation of Digital Filter for Audio Application
    Gawande, Gopal S.
    Khanchandani, K. B.
    1ST INTERNATIONAL CONFERENCE ON COMPUTING COMMUNICATION CONTROL AND AUTOMATION ICCUBEA 2015, 2015, : 906 - 910
  • [27] Architectural design of a programmable cell for the implementation of a filter bank on FPGA
    Louzao, J
    Paz, S
    Tejera, D
    Bellora, G
    Langwagen, G
    MICROELECTRONICS RELIABILITY, 2004, 44 (04) : 683 - 695
  • [28] Design and FPGA Implementation of an Adaptive Narrowband Interference Suppression Filter
    Zhang, Yuanyuan
    Zhang, Lei
    Wu, Zhao
    Su, Yanrui
    Yan, Fabao
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2024, 73 : 1 - 15
  • [29] Design and Implementation of LMS Adaptive Filter Algorithm Based on FPGA
    Cai, Guanghui
    Liang, Chuan
    Yang, Jun
    Li, Hongye
    2013 2ND INTERNATIONAL SYMPOSIUM ON INSTRUMENTATION AND MEASUREMENT, SENSOR NETWORK AND AUTOMATION (IMSNA), 2013, : 383 - 385
  • [30] Design and FPGA Implementation of an improved structure of digital matched filter
    Tan, Xiao-Heng
    Yang, Li-Li
    Zhang, Mao
    Chongqing Daxue Xuebao/Journal of Chongqing University, 2010, 33 (04): : 109 - 114