Fault Detection Techniques for Analog/Mixed Signal SoC design

被引:0
|
作者
Deshmukh, Alpana A. [1 ]
Gamad, Radhe Shyam [2 ]
Mishra, Deepak Kumar [2 ]
机构
[1] SGSITS Indore, E&TC Engn Dept, Indore, Madhya Pradesh, India
[2] SGSITS Indore, E&I Engn Dept, Indore, Madhya Pradesh, India
来源
2019 IEEE 5TH INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT) | 2019年
关键词
VLSI; PLL; DFT; VCO; AMS-SoC; DWT;
D O I
10.1109/i2ct45611.2019.9033900
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This work reports fault detection techniques for Analog/Mixed signal SoC based applications with the help of wavelet transform. In this paper, phase and frequency faults are analyzed & detected for mixed signal circuits. For the validation of the proposed technique, mixed signal circuit like phase locked loop, voltage controlled oscillator, analog to digital converter are tested for various AMS-SoC applications in various ranges of phase and frequency. If some deviations occur in phase and frequency of the given circuits then fault may detected according to the deviations. Previously fast fourier transform may use for some applications, but it was failed to analyzed non stationary signals whereas wavelet transform allows to analyze component of non-stationary signals. Paper presents performance of fast fourier transform for different frequency and channel power, SNR of VCO is -8.87 dBc, Total harmonic distortion is -19.27dB and discrete wavelet transform response for change in time period is 0.534sec and accordingly change in voltage will be -572. 0.368mv.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Analog and mixed signal test techniques for SOC development
    Kaminska, B
    Sunter, S
    Mir, S
    MICROELECTRONICS JOURNAL, 2005, 36 (12) : 1063 - 1063
  • [2] Reconfigurable analog interface for mixed signal SOC
    Fabris, Eric E.
    Carro, Luigi
    Bampi, Sergio
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 3462 - +
  • [3] Towards analog and mixed-signal SOC design with SystemC-AMS
    Vachoux, A
    Grimm, C
    Einwich, K
    DELTA 2004: SECOND IEEE INTERNATIONAL WORKSHOP ON ELECTRONIC DESIGN, TEST APPLICATIONS, PROCEEDINGS, 2004, : 97 - 102
  • [4] Using the analog/mixed-signal virtual socket interface to augment SoC design
    Chang, H
    ELECTRONIC DESIGN, 1998, 46 (25) : 72 - +
  • [5] Embedding Fault List Compression Techniques in a Design Automation Framework for Analog and Mixed-Signal Structural Testing
    Martins, Ricardo
    Lourenco, Nuno
    Horta, Nuno
    Guerreiro, Nuno
    Santos, Marcelino
    2015 CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS), 2015,
  • [6] Analog & mixed signal design
    Small, Charles H.
    Computer Design, 1998, 37 (07):
  • [7] Design and implementation of a reconfigurable mixed-signal SoC based on field programmable analog arrays
    Lintao Liu
    Yuhan Gao
    Jun Deng
    Journal of Semiconductors, 2017, (11) : 101 - 107
  • [8] A study on analog IP blocks for mixed-signal SoC
    Li, ZY
    Li, L
    Yuan, JR
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 564 - 567
  • [9] Design and implementation of a reconfigurable mixed-signal SoC based on field programmable analog arrays
    Lintao Liu
    Yuhan Gao
    Jun Deng
    Journal of Semiconductors, 2017, 38 (11) : 101 - 107
  • [10] Mixed signal and SoC design flow requirements
    Tarim, TB
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5974 - 5977