The Mixed-Radix Chinese Remainder Theorem and Its Applications to Residue Comparison

被引:42
作者
Bi, Shaoqiang [1 ]
Gross, Warren J. [2 ]
机构
[1] Xilinx Inc, San Jose, CA 95124 USA
[2] McGill Univ, Dept Elect & Comp Engn, Montreal, PQ H3A 2A7, Canada
关键词
Chinese remainder theorem; mixed-radix conversion; residue comparator; FPGA;
D O I
10.1109/TC.2008.126
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The Chinese remainder theorem (CRT) and the mixed-radix conversion (MRC) are two classic theorems used to convert a residue number to its binary correspondence for a given moduli set {P(n), ... P(2), P(1)}. The MRC is a weighted number system, and it requires operations modulo Pi only, and hence, magnitude comparison is easily performed. However, the calculation of the mixed-radix coefficients in the MRC is a strictly sequential process and involves complex divisions. Thus, the residue-to-binary (R/B) conversions and residue comparisons based on the MRC require a large delay. In contrast, the R/B conversion and residue comparison based on the CRT are fully parallel processes. However, the CRT requires large operations modulo M P(n), ..., P2P1. In this paper, a new mixed-radix CRT is proposed that possesses both the advantages of the CRT and the MRC, which are parallel processing, small operations modulo P(i) only, and the efficiency of making modulo comparison. Based on the proposed CRT, new residue comparators are developed for the three-moduli set {2(n) - 1,2(n), 2(n) + 1}. The FPGA implementation results show that the proposed modulo comparators are about 20 percent faster and smaller than one of the previous best designs.
引用
收藏
页码:1624 / 1632
页数:9
相关论文
共 34 条
  • [1] A NEW EFFICIENT MEMORYLESS RESIDUE TO BINARY CONVERTER
    ANDRAOS, S
    AHMAD, H
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1988, 35 (11): : 1441 - 1444
  • [2] BERNARDSON B, 1985, IEEE T CIRCUITS CAS, V32, P298
  • [3] Breaking the 2n-bit carry propagation barrier in residue to binary conversion for the [2n-1, 2n, 2n+1] modula set
    Bhardwaj, M
    Premkumar, AB
    Srikanthan, T
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1998, 45 (09): : 998 - 1002
  • [4] BHARDWAJ M, 1999, P 14 IEEE S COMP AR
  • [5] FAST CONVERSION BETWEEN BINARY AND RESIDUE NUMBERS
    BI, G
    JONES, EV
    [J]. ELECTRONICS LETTERS, 1988, 24 (19) : 1195 - 1197
  • [6] BI S, 2004, P IEEE INT C AC SPEE, V5, P141
  • [7] BI S, 2004, THESIS CONCORDIA U M
  • [8] Fast converter for 3 moduli RNS using new property of CRT
    Conway, R
    Nelson, J
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1999, 48 (08) : 852 - 860
  • [9] AN EFFICIENT RESIDUE TO BINARY CONVERTER DESIGN - COMMENT
    DHURKADAS, A
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1990, 37 (06): : 849 - 850
  • [10] Comments on "A high speed realization of a residue to binary number system converter"
    Dhurkadas, A
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (03): : 446 - 447