Inversion-mode self-aligned In0.53Ga0.47AsN-channel metal-oxide-semiconductor field-effect transistor with HfAlO gate dielectric and TaN metal gate

被引:38
作者
Lin, J. Q. [1 ]
Lee, S. J. [1 ]
Oh, H. J. [1 ]
Lo, G. Q. [2 ]
Kwong, D. L. [2 ]
Chi, D. Z. [3 ]
机构
[1] Natl Univ Singapore, Dept Elect & Comp Engn, Silicon Nano Device Lab, Singapore 117576, Singapore
[2] Inst Microelect, Singapore 117685, Singapore
[3] Inst Mat Res & Engn, Singapore 117602, Singapore
关键词
dopant activation; InGaAs; MOSFETs; self-aligned;
D O I
10.1109/LED.2008.2001766
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A high-performance In0.53Ga0.47As n-channel MOSFET integrated with a HfAlO gate dielectric and a TaN gate electrode was fabricated using a self-aligned process. After HCl cleaning and (NH4)(2)S treatment, the chemical vapor deposition HfAl0 growth on Ino.53Gao.47As. exhibits a high-quality interface. The fabricated nMOSFET with a HfAlO gate oxide thickness of 11.7 mn shows a gate leakage current density as low as 2.5 x 10(-7) A/cm(2) at V, of I V. Excellent inversion capacitance was illustrated. Silicon implantation was self-aligned to the gate, and low-temperature activation for source and drain was achieved by rapid thermal annealing at 600 degrees C for 1 min. The source and drain junction exhibited an excellent rectifying characteristic and high forward current. The result of an Ino.53Gao.47As nMOSFET shows well-performed I-d-V-d and I-d-V-g characteristics. The record high peak electron mobility, of 1560 cm(2)/Vs has been achieved without any correction methods considering interface charge and parasitic resistance.
引用
收藏
页码:977 / 980
页数:4
相关论文
共 25 条
  • [1] Beneath-the-channel strain-transfer-structure (STS) and embedded source/drain stressors for strain and performance enhancement of nanoscale MOSFETs
    Ang, Kah-Wee
    Lin, Jianqiang
    Tung, Chih-Hang
    Balasubramanian, N.
    Samudra, Ganesh
    Yeo, Yee-Chia
    [J]. 2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2007, : 42 - +
  • [2] [Anonymous], INT EL DEV M
  • [3] Chen CH, 2004, 2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P56
  • [4] CHIN HC, 2007, P INT C SOL STAT DEV, P1050
  • [5] FITZGERALD EA, 2006, ECS T, V3, P561
  • [6] Gao F., 2006, IEDM, P833
  • [7] GaAs metal-oxide-semiconductor device with HfO2/TaN gate stack and thermal nitridation surface passivation
    Gao, Fei
    Lee, S. J.
    Chi, D. Z.
    Balakumar, S.
    Kwong, D.-L.
    [J]. APPLIED PHYSICS LETTERS, 2007, 90 (25)
  • [8] Ge CH, 2003, 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, P73
  • [9] Enhancement-mode GaAs MOSFETs with an In0.3Ga0.7As channel, a mobility of over 5000 cm2/V•s, and transconductance of over 475 μS/μm
    Hill, Richard J. W.
    Moran, David A. J.
    Li, Xu
    Zhou, Haiping
    Macintyre, Douglas
    Thoms, Stephen
    Asenov, Asen
    Zurcher, Peter
    Rajagopalan, Karthik
    Abrokwah, Jonathan
    Droopad, Ravi
    Passlack, Matthias
    Thayne, Lain G.
    [J]. IEEE ELECTRON DEVICE LETTERS, 2007, 28 (12) : 1080 - 1082
  • [10] KIM DH, 2006, IEDM, P837