High swing PLL charge pump with current mismatch reduction

被引:23
作者
Joram, N. [1 ]
Wolf, R. [1 ]
Ellinger, F. [1 ]
机构
[1] Tech Univ Dresden, Chair Circuit Design & Network Theory, D-01069 Dresden, Germany
关键词
Phase locked loops - Charge pump circuits;
D O I
10.1049/el.2014.0804
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A compensated charge pump for use in phase-locked loops (PLLs) is presented, which reaches several of the desired design goals for this type of circuit. The measured mismatch between the source and sink currents is below 2.1% for a large output voltage headroom of 83.3% of the supply, while still having a high output resistance of 140 k Omega. This behaviour is reached with a novel dual compensation method. The circuit was implemented in a 180 nm CMOS technology using a 3 V supply.
引用
收藏
页码:661 / 662
页数:2
相关论文
共 5 条
[1]  
Huijsing J, 2011, OPERATIONAL AMPLIFIERS: THEORY AND DESIGN, SECOND EDITION, P1, DOI 10.1007/978-94-007-0596-8
[2]   Reduction of pump current mismatch in charge-pump PLL [J].
Hwang, M. -S. ;
Kim, J. ;
Jeong, D. -K. .
ELECTRONICS LETTERS, 2009, 45 (03) :135-136
[3]   Near-threshold charge pump circuit using dual feedback loop [J].
Jalalifar, M. ;
Byun, G. -S. .
ELECTRONICS LETTERS, 2013, 49 (23) :1436-1438
[4]  
Lee JS, 2000, IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - 2000 DIGEST OF TECHNICAL PAPERS, P98, DOI 10.1109/ICCE.2000.854514
[5]   PLL charge pump with adaptive body-bias compensation for minimum current variation [J].
Liu, P. ;
Sun, P. ;
Jung, J. ;
Heo, D. .
ELECTRONICS LETTERS, 2012, 48 (01) :16-U83