Investigation of ICP Parameters for Smooth TSVs and Following Cu Plating Process in 3D Integration

被引：0

作者：

Chiang, Cheng-Hao ^{[1
]}

Hu, Yu-Chen ^{[1
]}

Chen, Kuo-Hua ^{[2
]}

Chiu, Chi-Tsung ^{[2
]}

Chuang, Ching-Te ^{[1
]}

Hwang, Wei ^{[1
]}

Chiou, Jin-Chern ^{[1
,3
]}

Tong, Ho-Ming ^{[2
]}

Chen, Kuan-Neng ^{[1
]}

机构：

[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan

[2] Adv Semicond Engn Grp, Kaohsiung, Taiwan

[3] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan

来源：

2012 7TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT) | 2012年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Bosch reactive ion etching is widely used for TSV formation. The micro-masking formed during etching can be successfully removed by adjusting the internal parameters during etching. The smooth high-aspect-ratio TSVs were further developed in wafer-level fabrication. Finally, a two-step etching process was developed to achieve tapered TSVs for the following Cu plating process.

引用

页数：4

共 50 条

[1] Investigation on Microstructure and Resistivity in Cu-TSVs for 3D Packaging
Satoh, Akira
Kadota, Hiroyuki
Inami, Takashi
Itou, Masahiko
Onuki, Jin
2016 International Conference on Electronics Packaging (ICEP), 2016, : 270 - 273
[2] Challenges in the Reliability of 3D Integration using TSVs
Stiebing, M.
Vogel, D.
Steller, W.
Wolf, M. J.
Wunderle, B.
2015 16TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2015,
[3] Oxide liner, barrier and seed layers, and Cu plating of blind through silicon vias (TSVs) on 300 mm wafers for 3D IC integration
Wu, Chien-Ying
Chen, Shang-Chun
Tzeng, Pei-Jer
Lau, John H.
Hsu, Yi-Feng
Chen, Jui-Chin
Hsin, Yu-Chen
Chen, Chien-Chou
Shen, Shang-Hung
Lin, Cha-Hsin
Ku, Tzu-Kun
Kao, Ming-Jer
Journal of Microelectronics and Electronic Packaging, 2012, 9 (01): : 31 - 36
[4] Electrical Investigation and Reliability of 3D Integration Platform using Cu TSVs and Micro-Bumps with Cu/Sn-BCB Hybrid Bonding
Chang, Yao-Jen
Ko, Cheng-Ta
Hsiao, Zhi-Cheng
Chiang, Cheng-Hao
Fu, Huan-Chun
Yu, Tsung-Han
Fan, Cheng-Han
Lo, Wei-Chung
Chen, Kuan-Neng
2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 64 - 70
[5] Investigation of Low Temperature Cu/In Bonding in 3D Integration
Hsieh, Yu-Sheng
Shen, Ting-Ting
Chien, Yu-San
Chen, Kuan-Neng
Shinozaki, Yuko
Kawasaki, Naohiko
PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 383 - 386
[6] Impact of Backside Cu Contamination in the 3D integration Process
Hozawa, Kazuyuki
Takeda, Kenichi
Torii, Kazuyoshi
2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2009, : 172 - 173
[7] 3D CHIP INTEGRATION WITH THROUGH SILICON-VIAS (TSVs)
Birla, Shilpi
Shukla, Neeraj Kr.
Singh, R. K.
PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON ADVANCED COMPUTER THEORY AND ENGINEERING (ICACTE 2009), VOLS 1 AND 2, 2009, : 1175 - 1180
[8] Process Modeling of Dry Etching for the 3D-Integration with Tapered TSVs
Wilke, Martin
Toepper, Michael
Hue Quoc Huynh
Lang, Klaus Dieter
2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 803 - 809
[9] Low-stress TSVs for high-density 3D integration
Qiao, Jingping
Jiao, Binbin
Jia, Shiqi
Liu, Ruiwen
Yun, Shichang
Kong, Yanmei
Ye, Yuxin
Du, Xiangbin
Yu, Lihang
Lu, Dichen
Liu, Ziyu
Wang, Jie
2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 606 - 611
[10] Investigation and Optimization of Effects of 3D Printer Process Parameters on Performance Parameters
Mushtaq, Ray Tahir
Iqbal, Asif
Wang, Yanen
Rehman, Mudassar
Petra, Mohd Iskandar
MATERIALS, 2023, 16 (09)

← 1 2 3 4 5 →