All-Digital Wireless Transceiver with Sub-Sampling Demodulation and Burst-Error Correction

被引：0

作者：

Bushnaq, Sanad ^{[1
]}

Ikeda, Makoto ^{[1
,2
]}

Asada, Kunihiro ^{[1
,2
]}

机构：

[1] Univ Tokyo, Dept Elect Engn & Informat Syst, Tokyo 1130032, Japan

[2] Univ Tokyo, VLSI Design & Educ Ctr VDEC, Tokyo 1130032, Japan

来源：

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES | 2012年 / E95A卷 / 12期

关键词：

all-digital; sub-sampling; error correction;

D O I：

10.1587/transfun.E95.A.2234

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, an all-digital wireless transceiver for near-field communication (NFC) is presented. A novel modulation technique that allows employing only all-digital components in the transceiver is used. The front-end uses all-digital sub-sampling for carrier demodulation, which does not need synchronization circuitry. Burst-errors generated by the front-end are corrected in baseband using hamming code and interleaving techniques. Experimentally, the all-digital transceiver was tested on FP-GAs that performed successful wireless communication at range/diameter equal to 1, which is higher than recent NFC research. Our transceiver uses only all-digital components, and consumes less area compared to other research.

引用

页码：2234 / 2241

页数：8

共 17 条

[1]

Chen KH, 2008, ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, P40, DOI 10.1109/SOCDC.2008.4815569

[2] An energy-efficient OOK transceiver for wireless sensor networks [J].

Daly, Denis C. ;

Chandrakasan, Anantha P. .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (05) :1003-1011

[3]

Howar S., 2007, CMOS EM TECHN WORKSH

[4] Multi-gigabit-rate clock and data recovery based on blind oversampling [J].

Kim, J ;

Jeong, DK .

IEEE COMMUNICATIONS MAGAZINE, 2003, 41 (12) :68-74

[5]

Kumar U., 2007, P IEEE INT S WIR PER

[6] Current-Reused Ultra Low Power, Low Noise LNA plus Mixer [J].

Le, Viet Hoang ;

Han, Seok-Kyun ;

Lee, Jeong-Seon ;

Lee, Sang-Gug .

IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2009, 19 (11) :755-757

[7] Analysis and design of transceiver circuit and inductor layout for inductive inter-chip wireless superconnect [J].

Miura, N ;

Mizoguchi, D ;

Yusof, YB ;

Sakurai, T ;

Kuroda, T .

2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, :246-249

[8] A 0.55 V 10 fJ/bit Inductive-Coupling Data Link and 0.7 V 135 fJ/Cycle Clock Link With Dual-Coil Transmission Scheme [J].

Miura, Noriyuki ;

Shidei, Tsunaaki ;

Yuan, Yuxiang ;

Kawai, Shusuke ;

Takatsu, Keita ;

Kiyota, Yuji ;

Asano, Yuichi ;

Kuroda, Tadahiro .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (04) :965-973

[9]

Miura N, 2007, ASIA S PACIF DES AUT, P92

[10] A low-power RF direct-conversion receiver/transmitter for 2.4-GHZ band IEEE 802.15.4 standard in 0.18-μm CMOS technology [J].

Nguyen, Trung-Kien ;

Krizhanovskii, Vladimir ;

Lee, Jeongseon ;

Han, Seok-Kyun ;

Lee, Sang-Gug ;

Kim, Nae-Soo ;

Pyo, Cheol-Sig .

IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2006, 54 (12) :4062-4071

← 1 2 →