SPECO: Stochastic Perturbation based Clock tree Optimization considering temperature uncertainty

被引:6
作者
Basir-Kazeruni, Sina [2 ]
Yu, Hao [1 ]
Gong, Fang [2 ]
Hu, Yu [2 ]
Liu, Chunchen [2 ]
He, Lei [2 ]
机构
[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore 639669, Singapore
[2] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA
关键词
Robust clock-tree synthesis; Temperature uncertainty; Stochastic clock-skew optimization;
D O I
10.1016/j.vlsi.2012.04.004
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Modern computing system applications or workloads can bring significant non-uniform temperature gradient on-chip, and hence can cause significant temperature uncertainty during clock-tree synthesis. Existing designs of clock-trees have to assume a given time-invariant worst-case temperature map but cannot deal with a set of temperature maps under a set of workloads. For robust clock-tree synthesis considering temperature uncertainty, this paper presents a new problem formulation: Stochastic PErturbation based Clock Optimization (SPECO). In SPECO algorithm, one nominal clock-tree is pre-synthesized with determined merging points. The impact from the stochastic temperature variation is modeled by perturbation (or small physical displacement) of merging points to offset the induced skews. Because the implementation cost is reduced but the design complexity is increased, the determination of optimal positions of perturbed merging points requires a computationally efficient algorithm. In this paper, one Non-Monte-Carlo (NMC) method is deployed to generate skew and skew variance by one-time analysis when a set of stochastic temperature maps is already provided. Moreover, one principal temperature-map analysis is developed to reduce the design complexity by clustering correlated merging points based on the subspace of the correlation matrix. As a result, the new merging points can be efficiently determined level by level with both skew and its variance reduced. The experimental results show that our SPECO algorithm can effectively reduce the clock-skew and its variance under a number of workloads with minimized wire-length overhead and computational cost. (C) 2012 Elsevier B.V. All rights reserved.
引用
收藏
页码:22 / 32
页数:11
相关论文
共 28 条
[1]   Modeling and analysis of nonuniform substrate temperature effects on global ULSI interconnects [J].
Ajami, AH ;
Banerjee, K ;
Pedram, M .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (06) :849-861
[2]  
Brooks D., 2001, IEEE INT S HIGH PERF
[3]   Dynamic thermal clock skew compensation using tunable delay buffers [J].
Chakraborty, Ashutosh ;
Duraisami, Karthik ;
Sathanur, Ashoka ;
Sithambaram, Prassanna ;
Benini, Luca ;
Macii, Alberto ;
Macii, Enrico ;
Poncino, Massimo .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (06) :639-649
[4]   ZERO SKEW CLOCK ROUTING WITH MINIMUM WIRELENGTH [J].
CHAO, TH ;
HSU, YC ;
HO, JM ;
BOESE, KD ;
KAHNG, AB .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1992, 39 (11) :799-814
[5]  
Chen Y., 2010, P DES AUT C
[6]  
Guthaus M., 2006, P DES AUT C
[7]   HotSpot: A compact thermal modeling methodology for early-stage VLSI design [J].
Huang, Wei ;
Ghosh, Shougata ;
Velusamy, Siva ;
Sankaranarayanan, Karthik ;
Skadron, Kevin ;
Stan, Mircea R. .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (05) :501-513
[8]  
Jung H.-S., 2009, IEEE T VLSI SYSTEM
[9]  
Kim N., 2004, P INT S LOW POW EL D
[10]  
Kurd N., 2001, IEEE INT SOL STAT CI