Effect of SOI LDMOS epitaxial layer thickness on breakdown voltage

被引:2
作者
Wu, Cheng-Yen [1 ]
You, Hsin-Chiang [1 ]
机构
[1] Natl Chin Yi Univ Technol, Dept Elect Engn, 57,Sec 2,Zhongshan Rd, Taichung 41170, Taiwan
来源
2018 INTERNATIONAL SYMPOSIUM ON COMPUTER, CONSUMER AND CONTROL (IS3C 2018) | 2018年
关键词
Power Components; Breakdown Voltage; SOI; Epitaxial Layer; Simulation Software; TRENCH LDMOS; STRESS; FIELD; STI; TRANSISTORS; MOSFETS; IMPACT; LOCOS;
D O I
10.1109/IS3C.2018.00028
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Power semiconductors are commonly used in LED bulbs and computer transformers, and are also widely used in industrial equipment, automotive electronic ignition systems, mobile phone battery charging and communication equipment. Power semiconductors are also often used as protective switches as the first goalkeeper for electrical appliances. This paper mainly studies the effect of the epitaxial layer thickness on electric characteristics and finds the suitable epitaxial layer thickness to achieve breakdown voltage more than 700 V to ensure the safety of device usage. The power semiconductors simulated in this study achieve the static breakdown voltage of 805 V for the device based on the epitaxial layer (similar to 15 mu m) on SOI substrate. The device based on the epitaxial layer (similar to 3 mu m) on SOI substrate achieves the static breakdown voltage of 751 V, and reaches the dynamic breakdown voltage of 704 V under 5 V gate voltages.
引用
收藏
页码:80 / 83
页数:4
相关论文
共 50 条
  • [21] Study of ultra-low specific on-resistance and high breakdown voltage SOI LDMOS based on electron accumulation effect
    Lyu, Haitao
    Dai, Hongli
    Wang, Luoxin
    Hu, Hongchao
    Xue, Yuming
    Qian, Tu
    ENGINEERING RESEARCH EXPRESS, 2023, 5 (03):
  • [22] Improving breakdown performance for SOI LDMOS with sidewall field plate
    Tang, Pan-pan
    Wang, Ying
    Bao, Meng-tian
    Luo, Xin
    Cao, Fei
    Yu, Cheng-hao
    MICRO & NANO LETTERS, 2019, 14 (04): : 420 - 423
  • [23] Thin silicon layer p-channel SOI/PSOI LDMOS with n+-islands for high voltage application
    Hu, Shengdong
    Zhu, Zhi
    Wu, Xinghe
    Jin, Jingjing
    Chen, Yinhui
    SUPERLATTICES AND MICROSTRUCTURES, 2014, 67 : 1 - 7
  • [24] An Analytical Breakdown Model for the SOI LDMOS With Arbitrary Drift Doping Profile by Using Effective Substrate Voltage Method
    Yang, Kemeng
    Guo, Yufeng
    Zhang, Jun
    Yao, Jiafei
    Li, Man
    Du, Ling
    Huang, Xiaoming
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2020, 8 (01): : 49 - 56
  • [25] A novel analytical model of the vertical breakdown voltage on impurity concentration in top silicon layer for SOI high voltage devices
    Hu, Shengdong
    Zhang, Bo
    Li, Zhaoji
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2011, 98 (07) : 973 - 980
  • [26] Universal trench design method for a high-voltage SOI trench LDMOS
    胡夏融
    张波
    罗小蓉
    李肇基
    半导体学报, 2012, 33 (07) : 47 - 50
  • [27] Universal trench design method for a high-voltage SOI trench LDMOS
    Hu Xiarong
    Zhang Bo
    Luo Xiaorong
    Li Zhaoji
    JOURNAL OF SEMICONDUCTORS, 2012, 33 (07)
  • [28] A new technique in LDMOS transistors to improve the breakdown voltage and the lattice temperature
    Mehrad, Mahsa
    Orouji, Ali A.
    Taheri, Motahareh
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2015, 34 : 276 - 280
  • [29] High voltage (>1100V) SOI LDMOS with an accumulated charges layer for double enhanced dielectric electric field
    Yang, Xiaoming
    Li, Tianqian
    Cai, Yu
    Wang, Jun
    Chen, Changjiang
    IEICE ELECTRONICS EXPRESS, 2013, 10 (04):
  • [30] A new high voltage SOI LDMOS with triple RESURF structure
    胡夏融
    张波
    罗小蓉
    姚国亮
    陈曦
    李肇基
    半导体学报, 2011, 32 (07) : 42 - 45