Effect of SOI LDMOS epitaxial layer thickness on breakdown voltage

被引:2
|
作者
Wu, Cheng-Yen [1 ]
You, Hsin-Chiang [1 ]
机构
[1] Natl Chin Yi Univ Technol, Dept Elect Engn, 57,Sec 2,Zhongshan Rd, Taichung 41170, Taiwan
来源
2018 INTERNATIONAL SYMPOSIUM ON COMPUTER, CONSUMER AND CONTROL (IS3C 2018) | 2018年
关键词
Power Components; Breakdown Voltage; SOI; Epitaxial Layer; Simulation Software; TRENCH LDMOS; STRESS; FIELD; STI; TRANSISTORS; MOSFETS; IMPACT; LOCOS;
D O I
10.1109/IS3C.2018.00028
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Power semiconductors are commonly used in LED bulbs and computer transformers, and are also widely used in industrial equipment, automotive electronic ignition systems, mobile phone battery charging and communication equipment. Power semiconductors are also often used as protective switches as the first goalkeeper for electrical appliances. This paper mainly studies the effect of the epitaxial layer thickness on electric characteristics and finds the suitable epitaxial layer thickness to achieve breakdown voltage more than 700 V to ensure the safety of device usage. The power semiconductors simulated in this study achieve the static breakdown voltage of 805 V for the device based on the epitaxial layer (similar to 15 mu m) on SOI substrate. The device based on the epitaxial layer (similar to 3 mu m) on SOI substrate achieves the static breakdown voltage of 751 V, and reaches the dynamic breakdown voltage of 704 V under 5 V gate voltages.
引用
收藏
页码:80 / 83
页数:4
相关论文
共 50 条
  • [1] Dimension Effect on Breakdown Voltage of Partial SOI LDMOS
    Hu, Yue
    Liu, Huazhen
    Xu, Qianqian
    Wang, Luwen
    Wang, Jing
    Chen, Shichang
    Zhao, Peng
    Wang, Ying
    Wang, Gaofeng
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2017, 5 (03): : 157 - 163
  • [2] Breakdown voltage analysis of SOI LDMOS with step buried oxide
    An Tao
    Gao Yong
    ICEMI 2007: PROCEEDINGS OF 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL I, 2007, : 717 - 720
  • [3] High voltage SOI LDMOS with a compound buried layer
    Luo Xiaorong
    Hu Gangyi
    Zhou Kun
    Jiang Yongheng
    Wang Pei
    Wang Qi
    Luo Yinchun
    Zhang Bo
    Li Zhaoji
    JOURNAL OF SEMICONDUCTORS, 2012, 33 (10)
  • [4] High voltage SOI LDMOS with a compound buried layer
    罗小蓉
    胡刚毅
    周坤
    蒋永恒
    王沛
    王琦
    罗尹春
    张波
    李肇基
    半导体学报, 2012, 33 (10) : 37 - 41
  • [5] Realization of 850 V breakdown voltage LDMOS on Simbond SOI
    Wang, Zhongjian
    Cheng, Xinhong
    He, Dawei
    Xia, Chao
    Xu, Dawei
    Yu, Yuehui
    Zhang, Dong
    Wang, Yanying
    Lv, Yuqiang
    Gong, Dawei
    Shao, Kai
    MICROELECTRONIC ENGINEERING, 2012, 91 : 102 - 105
  • [6] Non-depletion floating layer in SOI LDMOS for enhancing breakdown voltage and eliminating back-gate bias effect
    郑直
    李威
    李平
    Chinese Physics B, 2013, (04) : 471 - 475
  • [7] An embedded β-Ga2O3 layer in a SOI-LDMOS to improve breakdown voltage
    Farshad Gholipour
    Ali A. Orouji
    Dariush Madadi
    Journal of Computational Electronics, 2022, 21 : 206 - 213
  • [8] An embedded β-Ga2O3 layer in a SOI-LDMOS to improve breakdown voltage
    Gholipour, Farshad
    Orouji, Ali A.
    Madadi, Dariush
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2022, 21 (01) : 206 - 213
  • [9] Non-depletion floating layer in SOI LDMOS for enhancing breakdown voltage and eliminating back-gate bias effect
    Zheng Zhi
    Li Wei
    Li Ping
    CHINESE PHYSICS B, 2013, 22 (04)
  • [10] Experimental and theoretical study of an improved breakdown voltage SOI LDMOS with a reduced cell pitch
    罗小蓉
    王骁玮
    胡刚毅
    范远航
    周坤
    罗尹春
    范叶
    张正元
    梅勇
    张波
    Journal of Semiconductors, 2014, (02) : 61 - 65