共 16 条
- [1] Bell Jr R. H., 2001, P 35 AS C SIGN SYST
- [5] AEthereal network on chip: Concepts, architectures, and implementations [J]. IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (05): : 414 - 421
- [6] HeldJ J., 2006, FEW CORES MANY TERA
- [7] Hennessy JL, 2019, COMPUTER ARCHITECTUR
- [9] Jongsun K., 2008, IEEE T COMPUT, V57, P12
- [10] KALLA R, 2004, IBM POWER5 CHIP DUAL