Super junction LDMOS with step field oxide layer

被引:6
|
作者
Cao, Zhen [1 ]
Duan, Baoxing [1 ]
Yuan, Xiaoning [1 ]
Yuan, Song [1 ]
Yang, Yintang [1 ]
机构
[1] Xidian Univ, Key Lab, Minist Educ Wide Band Gap Semicond Mat & Devices, Sch Microelect, Xian 710071, Peoples R China
来源
MICRO & NANO LETTERS | 2016年 / 11卷 / 11期
关键词
MOSFET; semiconductor junctions; superjunction LDMOS; step field oxide layer; step oxide MOSFET; lateral double diffused MOSFET; metal oxide semiconductor field effect transistor; thick field oxide effect; SUPERJUNCTION LDMOS;
D O I
10.1049/mnl.2016.0331
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
A novel step-oxide super junction-lateral double-diffused metal-oxide-semiconductor field-effect transistor (SOSJ-LDMOS) structure is proposed and optimised which allows the high breakdown voltage (BV) and low-specific on-resistance (R-on,R-sp). The proposed structure overcomes the effect of thick field oxide formed by shallow trench isolation process in conventional buffer layer SJ-LDMOS (N-buffered SJ-LDMOS), effectively enhancing the performance of the SJ-LDMOS. Thanks to the SO layer, a new electric field peak has been introduced in the surface electric field distribution, which makes the lateral surface electric field uniform in the off-state. Moreover, due to the thinner oxide layer, in the on-state the majority of electron current is accumulated near the top surface under the field plate and the thinner oxide layer also provides a wider current flowing path. In the virtue of integrated systems engineering (ISE) simulation, not only has the BV of SOSJ-LDMOS been increased, but also the R-on,R-sp has been reduced simultaneously compared with the N-buffered SJ-LDMOS in the same drift length. In addition, when SOSJ-LDMOS and N-buffered LDMOS are at the same BV, the R-on,R-sp of SOSJ-LDMOS is decreased by 26.3-38.9%, compared with the N-buffer SJ-LDMOS.
引用
收藏
页码:666 / 669
页数:4
相关论文
共 50 条
  • [31] Modeling the Hysteresis Power Losses of the Output Parasitic Capacitance in Super Junction MOSFETs
    Raciti, Angelo
    Rizzo, Santi Agatino
    Salerno, Nunzio
    Susinni, Giovanni
    Scollo, Rosario
    Scuto, Alfio
    2018 INTERNATIONAL SYMPOSIUM ON POWER ELECTRONICS, ELECTRICAL DRIVES, AUTOMATION AND MOTION (SPEEDAM), 2018, : 527 - 532
  • [32] Analysis of SEGR in Silicon Planar Gate Super-Junction Power MOSFETs
    Muthuseenu, K.
    Barnaby, H. J.
    Galloway, K. F.
    Koziukov, A. E.
    Maksimenko, T. A.
    Vyrostkov, M. Y.
    Bu-Khasan, K. B.
    Kalashnikova, A. A.
    Privat, A.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2021, 68 (05) : 611 - 616
  • [33] An L-shaped low on-resistance current path SOI LDMOS with dielectric field enhancement
    范叶
    罗小蓉
    周坤
    范远航
    蒋永恒
    王琦
    王沛
    罗尹春
    张波
    Journal of Semiconductors, 2014, (03) : 83 - 88
  • [34] An L-shaped low on-resistance current path SOI LDMOS with dielectric field enhancement
    Fan Ye
    Luo Xiaorong
    Zhou Kun
    Fan Yuanhang
    Jiang Yongheng
    Wang Qi
    Wang Pei
    Luo Yinchun
    Zhang Bo
    JOURNAL OF SEMICONDUCTORS, 2014, 35 (03)
  • [35] High-Efficiency NPC Multilevel Converter Using Super-Junction MOSFETs
    McNeill, Neville
    Yuan, Xibo
    Anthony, Philip
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2016, 63 (01) : 25 - 37
  • [36] Experimental Studies on Robustness of Super Junction VDMOS during the Body Diode Reverse Recovery
    Ren, Min
    Lin, Yuci
    Cao, Xiaofeng
    Xie, Chi
    Li, Zehong
    Zhang, Bo
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1095 - 1097
  • [37] Improved 4H-SiC UMOSFET with super-junction shield region
    Shen, Pei
    Wang, Ying
    Li, Xing-Ji
    Yang, Jian-Qun
    Yu, Cheng-Hao
    Cao, Fei
    CHINESE PHYSICS B, 2021, 30 (05)
  • [38] A Novel High Voltage SOI LDMOS with Buried N-layer in a Self-isolation High Voltage Integrated Circuit
    Luo, Xiaorong
    Lei, Tianfei
    Wang, Yuangang
    Zhang, Bo
    Udrea, Florin
    2010 22ND INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2010, : 265 - 268
  • [39] Super Junction Lateral Double-Diffused MOSFET with Ultra-low Specific on-Resistance Completely Eliminating Substrate Assisted Depletion Effect
    Zhu, Shunwei
    Jia, Hujun
    Yang, Yintang
    SILICON, 2023, 15 (03) : 1443 - 1450
  • [40] The RON,min of Balanced Symmetric Vertical Super Junction Based on R-Well Model
    Zhang, Wentong
    Zhang, Bo
    Qiao, Ming
    Li, Zehong
    Luo, Xiaorong
    Li, Zhaoji
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (01) : 224 - 230