Super junction LDMOS with step field oxide layer

被引:6
|
作者
Cao, Zhen [1 ]
Duan, Baoxing [1 ]
Yuan, Xiaoning [1 ]
Yuan, Song [1 ]
Yang, Yintang [1 ]
机构
[1] Xidian Univ, Key Lab, Minist Educ Wide Band Gap Semicond Mat & Devices, Sch Microelect, Xian 710071, Peoples R China
来源
MICRO & NANO LETTERS | 2016年 / 11卷 / 11期
关键词
MOSFET; semiconductor junctions; superjunction LDMOS; step field oxide layer; step oxide MOSFET; lateral double diffused MOSFET; metal oxide semiconductor field effect transistor; thick field oxide effect; SUPERJUNCTION LDMOS;
D O I
10.1049/mnl.2016.0331
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
A novel step-oxide super junction-lateral double-diffused metal-oxide-semiconductor field-effect transistor (SOSJ-LDMOS) structure is proposed and optimised which allows the high breakdown voltage (BV) and low-specific on-resistance (R-on,R-sp). The proposed structure overcomes the effect of thick field oxide formed by shallow trench isolation process in conventional buffer layer SJ-LDMOS (N-buffered SJ-LDMOS), effectively enhancing the performance of the SJ-LDMOS. Thanks to the SO layer, a new electric field peak has been introduced in the surface electric field distribution, which makes the lateral surface electric field uniform in the off-state. Moreover, due to the thinner oxide layer, in the on-state the majority of electron current is accumulated near the top surface under the field plate and the thinner oxide layer also provides a wider current flowing path. In the virtue of integrated systems engineering (ISE) simulation, not only has the BV of SOSJ-LDMOS been increased, but also the R-on,R-sp has been reduced simultaneously compared with the N-buffered SJ-LDMOS in the same drift length. In addition, when SOSJ-LDMOS and N-buffered LDMOS are at the same BV, the R-on,R-sp of SOSJ-LDMOS is decreased by 26.3-38.9%, compared with the N-buffer SJ-LDMOS.
引用
收藏
页码:666 / 669
页数:4
相关论文
共 50 条
  • [21] Neutron-gamma dosimetry for BNCT using field oxide transistors with gadolinium oxide as neutron converter layer
    Gimenez, Melisa Lucia
    Lipovetzky, Jose
    Alcalde Bessia, Fabricio
    Longhino, Juan Manuel
    Tartaglione, Aureliano
    Garcia-Inza, Mariano Andres
    Blostein, Juan Jeronimo
    Carbonetto, Sebastian
    Gomez Berisso, Mariano
    Perez, Martin
    Sidelnik, Ivan
    Redin, Eduardo Gabriel
    Faigon, Adrian
    MEDICAL PHYSICS, 2022, 49 (02) : 1276 - 1285
  • [22] METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT-TRANSISTORS POSSESSING STEP FUNCTIONAL IV CURVES CAUSED BY THE PUNCH THROUGH BETWEEN DRAIN AND INVERSION LAYER OF THE GATE
    KARASAWA, S
    YAMANOUCHI, K
    TACHIBANA, Y
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1992, 31 (2A): : 217 - 224
  • [23] Source/drain junction fabrication for Ge metal-oxide-semiconductor field-effect transistors
    Yamamoto, Keisuke
    Yamanaka, Takeshi
    Ueno, Ryuji
    Hirayama, Kana
    Yang, Haigui
    Wang, Dong
    Nakashima, Hiroshi
    THIN SOLID FILMS, 2012, 520 (08) : 3382 - 3386
  • [24] A 4H-SiC junction barrier Schottky diode with segregated floating trench and super junction
    Wu, Lijuan
    Lei, Bing
    Yang, Hang
    Song, Yue
    Zhang, Yinyan
    SUPERLATTICES AND MICROSTRUCTURES, 2018, 123 : 201 - 209
  • [25] Performance Optimization of LDMOS Transistor with Dual Gate Oxide for Mixed-Signal Applications
    Baek, Ki-Ju
    Kim, Yeong-Seuk
    Na, Kee-Yeol
    TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2015, 16 (05) : 254 - 259
  • [26] Parallel Connection of Super-Junction MOSFETs in a PFC Application
    Chimento, F.
    Raciti, A.
    Cannone, A.
    Musumeci, S.
    Gaito, A.
    2009 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION, VOLS 1-6, 2009, : 3649 - +
  • [27] Impact of Field-Plate Insulating Layer on Junction Breakdown Instability in OFT-Pw.MOSFET Devices
    Barletta, Giacomo
    Magnone, Paolo
    Magri, Angelo
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (07) : 3820 - 3825
  • [28] Novel High-Tolerance Termination With Resistive Field Plate for 600 V Super-Junction Vertical Double-Diffused MOSFET
    Wang, Ruidi
    Qiao, Ming
    Wang, Yibing
    Li, Zhaoji
    Zhang, Bo
    IEEE ELECTRON DEVICE LETTERS, 2022, 43 (07) : 1093 - 1096
  • [29] Numerical and analytical investigations for the SOI LDMOS with alternated high-k dielectric and step doped silicon pillars
    Yao, Jia-Fei
    Guo, Yu-Feng
    Zhang, Zhen-Yu
    Yang, Ke-Meng
    Zhang, Mao-Lin
    Xia, Tian
    CHINESE PHYSICS B, 2020, 29 (03)
  • [30] An embedded β-Ga2O3 layer in a SOI-LDMOS to improve breakdown voltage
    Gholipour, Farshad
    Orouji, Ali A.
    Madadi, Dariush
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2022, 21 (01) : 206 - 213