CONCORD: Improving COmmuNication using COnsumeR-Count Detection

被引:0
作者
Fargo, Farah [1 ]
Vissapragada, Shobha [1 ]
Sury, Samantika [1 ]
机构
[1] Intel Corp, Santa Clara, CA 95051 USA
来源
2019 IEEE/ACS 16TH INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS AND APPLICATIONS (AICCSA 2019) | 2019年
关键词
CACHE COHERENCE;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
As the HPC industry moves to exascale-class systems and applications, on-chip and off-chip parallel communication has continued to pose scalability challenges. In particular, applications with shared data experience long data transfer latencies between cores, which negatively impacts execution time. Prior research has proposed communication protocols that proactively fetch data by building complex data sharing predictors that attempt to track, identify, and predict exact producer-consumer relationships. Due to the complexity ofsuch predictors, these methods have not been adopted; consequently modern processors are not optimized for data sharing. In our research we show that an efficient communication protocol does not need exact identities of producers and consumers, but only information on whether shared data involves two participants, also known as single producer-single consumer data or involves many participants known as widely-shared data. This limited sharing information can be easily tracked and stored in processors with negligible area impact. Based on this insight, we propose CONCORD, an adaptive communication architecture that uses consumer count detection to build an adaptive data transfer. We show that CONCORD can improve performance on a diverse set of HPC applications by up to 9% with negligible impact on area.
引用
收藏
页数:11
相关论文
共 49 条
[1]  
Aggarwal V., 2009, INT PAR DISTR PROC S
[2]  
[Anonymous], 2011, INT S HIGH PERF COMP
[3]  
[Anonymous], 2011, INT S MICR MICRO
[4]  
[Anonymous], 2012, INT S HIGH PERF COMP
[5]  
[Anonymous], 1995, INT S COMP ARCH ISCA
[6]  
Bailey D.H., 1994, Technical Report
[7]  
Bilir E. E., 1999, INT S COMP ARCH ISCA
[8]  
Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
[9]  
Bronevetsky d. S. B., 2009, INT J PARALLEL PROGR
[10]   DIRECTORY-BASED CACHE COHERENCE IN LARGE-SCALE MULTIPROCESSORS [J].
CHAIKEN, D ;
FIELDS, C ;
KURIHARA, K ;
AGARWAL, A .
COMPUTER, 1990, 23 (06) :49-58