Synthesis of quaternary reversible/quantum comparators

被引:24
作者
Khan, Mozammel H. A. [1 ]
机构
[1] East West Univ, Dept Comp Sci & Engn, Dhaka 1212, Bangladesh
关键词
Multiple-valued logic; Quaternary comparators; Quaternary logic; Quantum logic; Reversible logic;
D O I
10.1016/j.sysarc.2008.04.006
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Multiple-valued quantum circuits are promising choices for future quantum computing technology, since they have several advantages over binary quantum circuits. Quaternary logic has the advantage that classical binary functions can be very easily represented as quaternary functions by grouping two bits together into quaternary values. Grover's quantum search algorithm requires a sub-circuit called oracle, which takes a set of inputs and gives an output stating whether a given search condition is satisfied or not. Equality, less-than, and greater-than comparisons are widely used as search conditions. In this paper, we show synthesis of quaternary equality, less-than, and greater-than comparators on the top of ion-trap realizable 1-qudit gates and 2-qudit Muthukrishnan-Stroud gates. (C) 2008 Elsevier B.V. All rights reserved.
引用
收藏
页码:977 / 982
页数:6
相关论文
共 50 条
[21]   Modular Design for Symmetric Functions using Quantum Quaternary Logic [J].
Deb, Arighna ;
Das, Debesh K. ;
Sur-Kolay, Susmita .
2013 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED), 2013, :143-147
[22]   Quaternary Reversible Circuit Optimization for Scalable Multiplexer and Demultiplexer [J].
Monfared, Asma Taheri ;
Ciriani, Valentina ;
Mikkonen, Tommi ;
Haghparast, Majid .
IEEE ACCESS, 2023, 11 :46592-46603
[23]   Efficient algorithm for synthesis of optimal NCV 3-qubit reversible circuits using new quantum logic gate library [J].
Li, Zhi-Qiang ;
Chen, Han-Wu ;
Liu, Wen-Jie ;
Xue, Xi-Ling ;
Xiao, Fang-Ying .
Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2013, 41 (04) :690-697
[24]   A need of quantum computing: "Reversible logic synthesis of parallel binary adder-subtractor" [J].
Thapliyal, H ;
Srinivas, M ;
Arabnia, HR .
ESA '05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS AND APPLICATIONS, 2005, :60-66
[25]   A Synthesis Algorithm for 4-Bit Reversible Logic Circuits with Minimum Quantum Cost [J].
Li, Zhiqiang ;
Chen, Hanwu ;
Song, Xiaoyu ;
Perkowski, Marek .
ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2014, 11 (03)
[26]   BDD-Based Synthesis of Reversible Logic [J].
Wille, Robert ;
Drechsler, Rolf .
INTERNATIONAL JOURNAL OF APPLIED METAHEURISTIC COMPUTING, 2010, 1 (04) :25-41
[27]   A Modular Design to Synthesize Symmetric Functions Using Quantum Quaternary Logic [J].
Deb, Arighna ;
Das, Debesh K. ;
Sur-Kolay, Susmita .
JOURNAL OF LOW POWER ELECTRONICS, 2014, 10 (03) :443-454
[28]   Quantum realization of some quaternary circuits [J].
Khan, Md. Mahmud Muntakim ;
Biswas, Ayan Kumar ;
Chowdhury, Shuvro ;
Tanzid, Mehbuba ;
Mohsin, Kazi Mohammad ;
Hasan, Masud ;
Khan, Asif Islam .
2008 IEEE REGION 10 CONFERENCE: TENCON 2008, VOLS 1-4, 2008, :1983-+
[29]   A Novel Perspective in Designing a Low Quantum Cost Synchronous Reversible Counters [J].
Gupta, Shivangi ;
Kumar, Somesh .
2020 15TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS 2020), 2020,
[30]   Novel Designs of Quantum Reversible Counters [J].
Qi, Xuemei ;
Zhu, Haihong ;
Chen, Fulong ;
Zhu, Junru ;
Zhang, Ziyang .
INTERNATIONAL JOURNAL OF THEORETICAL PHYSICS, 2016, 55 (11) :4987-4998