Impact of strain on gate-induced floating body effect for partially depleted silicon-on-insulator p-type metal-oxide-semiconductor-field-effect-transistors

被引:0
作者
Lo, Wen-Hung [1 ]
Chang, Ting-Chang [1 ,2 ]
Dai, Chih-Hao [3 ]
Chung, Wan-Lin [1 ]
Chen, Ching-En [4 ]
Ho, Szu-Han [4 ]
Tsai, Jyun-Yu [1 ]
Chen, Hua-Mao [5 ,6 ]
Liu, Guan-Ru [1 ]
Cheng, Osbert
Huang, Cheng-Tung
机构
[1] Natl Sun Yat Sen Univ, Dept Phys, Kaohsiung, Taiwan
[2] Natl Sun Yat Sen Univ, Ctr Nanosci & Nanotechnol, Kaohsiung, Taiwan
[3] Natl Sun Yat Sen Univ, Dept Photon, Kaohsiung, Taiwan
[4] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu, Taiwan
[5] Natl Chiao Tung Univ, Dept Photon, Hsinchu, Taiwan
[6] Natl Chiao Tung Univ, Inst Electroopt Engn, Hsinchu, Taiwan
关键词
PD SOI; p-MOSFETs; GIFBE; NBTI; Strain; SOI; ORIGIN; NBTI; HCI;
D O I
10.1016/j.tsf.2012.09.087
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This work investigates impact of mechanical strain on gate-induced-floating-body-effect (GIFBE) for partially depleted silicon-on-insulator p-type metal-oxide-semiconductor field effect transistors (PD SOI p-MOSFETs). First part, the original mechanism of GIFBE on PD SOI p-MOSFETs is studied. The experimental results indicate that GIFBE causes a reduction in oxide electric field (E-ox), resulting in an underestimate of negative-bias temperature instability (NBTI) degradation. This can be attributed to the electrons tunneling from the process-induced partial n(+) poly gate and anode electron injection (AEI) model, rather than the electron valence band tunneling (EVB) widely accepted as the mechanism for n-MOSFETs. And then, the second part shows that the strained FB device has less NBTI degradation than the unstrained devices. This behavior can be attributed to the fact that more electron accumulation was induced by strain-induced band gap narrowing, reducing NBTI significantly. (c) 2012 Elsevier B.V. All rights reserved.
引用
收藏
页码:10 / 18
页数:9
相关论文
共 13 条
[1]  
Abo S, 2000, 2000 INTERNATIONAL CONFERENCE ON ION IMPLANTATION TECHNOLOGY, PROCEEDINGS, P285, DOI 10.1109/IIT.2000.924145
[2]   Gate-induced floating-body effect in fully-depleted SOI MOSFETs with tunneling oxide and back-gate biasing [J].
Cassé, M ;
Pretet, J ;
Cristoloveanu, S ;
Poiroux, T ;
Fenouillet-Beranger, C ;
Fruleux, F ;
Raynaud, C ;
Reimbold, G .
SOLID-STATE ELECTRONICS, 2004, 48 (07) :1243-1247
[3]   On the Origin of Gate-Induced Floating-Body Effect in PD SOI p-MOSFETs [J].
Dai, Chih-Hao ;
Chang, Ting-Chang ;
Chu, An-Kuo ;
Kuo, Yuan-Jui ;
Jian, Fu-Yen ;
Lo, Wen-Hung ;
Ho, Szu-Han ;
Chen, Ching-En ;
Chung, Wan-Lin ;
Shih, Jou-Miao ;
Xia, Guangrui ;
Cheng, Osbert ;
Huang, Cheng-Tung .
IEEE ELECTRON DEVICE LETTERS, 2011, 32 (07) :847-849
[4]   Enhanced gate-induced floating-body effect in PD SOI MOSFET under external mechanical strain [J].
Dai, Chih-Hao ;
Chang, Ting-Chang ;
Chu, Ann-Kuo ;
Kuo, Yuan-Jui ;
Chen, Shih-Ching ;
Tsai, Chih-Tsung ;
Lo, Wen-Hung ;
Ho, Szu-Han ;
Xia, Guangrui ;
Cheng, Osbert ;
Huang, Cheng Tung .
SURFACE & COATINGS TECHNOLOGY, 2010, 205 (05) :1470-1474
[5]   On the Origin of Hole Valence Band Injection on GIFBE in PD SOI n-MOSFETs [J].
Dai, Chih-Hao ;
Chang, Ting-Chang ;
Chu, Ann-Kuo ;
Kuo, Yuan-Jui ;
Chen, Shih-Ching ;
Tsai, Chih-Chung ;
Ho, Szu-Han ;
Lo, Wen-Hung ;
Xia, Guangrui ;
Cheng, Osbert ;
Huang, Cheng Tung .
IEEE ELECTRON DEVICE LETTERS, 2010, 31 (06) :540-542
[6]   Scaling challenges and device design requirements for high performance sub-50 nm gate length planar CMOS transistors [J].
Ghani, T ;
Mistry, K ;
Packan, P ;
Thompson, S ;
Stettler, M ;
Tyagi, S ;
Bohr, M .
2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, :174-175
[7]   Physical Understanding of Strain-Induced Modulation of Gate Oxide Reliability in MOSFETs [J].
Irisawa, Toshifumi ;
Numata, Toshinori ;
Toyoda, Eiji ;
Hirashita, Norio ;
Tezuka, Tsutomu ;
Sugiyama, Naoharu ;
Takagi, Shin-ichi .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (11) :3159-3166
[8]   Impact of Mechanical Strain on GIFBE in PD SOI p-MOSFETs as Indicated From NBTI Degradation [J].
Lo, Wen-hung ;
Chang, Ting-Chang ;
Dai, Chih-Hao ;
Chung, Wan-Lin ;
Chen, Ching-En ;
Ho, Szu-Han ;
Cheng, Osbert ;
Huang, Cheng Tung .
IEEE ELECTRON DEVICE LETTERS, 2012, 33 (03) :303-305
[9]   Linear kink effect induced by electron valence band tunneling in ultrathin gate oxide bulk and SOI MOSFETs [J].
Mercha, A ;
Rafí, JM ;
Augendre, E ;
Claeys, C .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (07) :1675-1682
[10]   Concurrent HCI-NBTI: worst case degradation condition for 65nm p-channel SOI MOSFETs [J].
Mishra, R. ;
Mitra, S. ;
Gauthier, R. ;
Ioannou, D. E. ;
Seguin, C. ;
Halbach, R. .
MICROELECTRONIC ENGINEERING, 2007, 84 (9-10) :2085-2088