Comparison of quasi-/pseudo-floating gate techniques and low-voltage applications

被引:19
作者
Seo, I [1 ]
Fox, RM
机构
[1] Samsung Elect Co Ltd, Digital Printing Div, Suwon, South Korea
[2] Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA
关键词
analog; low-voltage; floaing-gate; ac-coupled;
D O I
10.1007/s10470-006-4818-0
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The quasi- or pseudo-floating gate (QFG) technique addresses a key issue with the floating-gate MOS transistor technique, by using ultra-high resistances to provide dc paths to otherwise floating nodes. Several ways have been suggested to implement the quasi-infinite resistors (QIRs). In this paper, basic QIR structures are analyzed and compared, and three sources of error, dc offset, signal distortion, and signal-dependent offset, are defined. Then, through simulations and experiments, the suitability of several QIR implementations for use in various applications is compared. A particular QIR implementation is found to minimize dc offset, but requires voltage swings to be limited to less than a diode turn-on voltage. Some application circuits using quasi-floating gate are presented, including a QFG translinear geometric-mean circuit and QFG low-voltage fully-differential amplifiers with QFG common-mode feedback using several QIR structures. Measurements on current-mode QFG circuits exhibit large offsets and very long turn-on transients, which could limit practical application of this technique.
引用
收藏
页码:183 / 192
页数:10
相关论文
共 23 条
[1]   Ultra-low-voltage floating-gate transconductance amplifiers [J].
Berg, Y ;
Lande, TS ;
Næss, O ;
Gundersen, H .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2001, 48 (01) :37-44
[2]   Programming floating-gate circuits with UV-activated conductances [J].
Berg, Y ;
Lande, TS ;
Næss, O .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2001, 48 (01) :12-19
[3]  
BERG Y, 1997, IEEE P ISCAS, V1, P1792
[4]  
Bikumandla M., 2004, IEICE Electronics Express, V1, DOI 10.1587/elex.1.339
[5]  
Delbruck T., 1994, IEEE INT S CIRC SYST, V4, P339
[6]   Adaptive CMOS: From biological inspiration to systems-on-a-chip [J].
Diorio, C ;
Hsu, D ;
Figueroa, M .
PROCEEDINGS OF THE IEEE, 2002, 90 (03) :345-357
[7]   A 200MHz, 3mW, 16-tap mixed-signal FIR filter [J].
Figueroa, M ;
Diorio, C .
2000 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2000, :214-215
[8]  
FIGUEROA M, 2001, NONV SEM MEM WORKSH, P46
[9]  
Harrison RR, 2002, 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, P197
[10]   A CMOS programmable analog memory-cell array using floating-gate circuits [J].
Harrison, RR ;
Bragg, JA ;
Hasler, P ;
Minch, BA ;
Deweerth, SP .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2001, 48 (01) :4-11