共 50 条
[44]
System Level Synthesis for Virtual Memory Enabled Hardware Threads
[J].
PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE),
2016,
:738-743
[45]
Coverage Closure Efficient UVM based Generic Verification Architecture for Flash Memory Controllers
[J].
2016 17TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR AND SOC TEST AND VERIFICATION (MTV),
2016,
:30-34
[47]
Virtual Memory Revisited for Tiered Memory
[J].
PROCEEDINGS OF THE 15TH ACM SIGOPS ASIA-PACIFIC WORKSHOP ON SYSTEMS, APSYS 2024,
2024,
:1-7
[48]
UVM Based Testbench Architecture for Logic Sub-System Verification
[J].
PROCEEDINGS OF 2017 INTERNATIONAL CONFERENCE ON TECHNOLOGICAL ADVANCEMENTS IN POWER AND ENERGY (TAP ENERGY): EXPLORING ENERGY SOLUTIONS FOR AN INTELLIGENT POWER GRID,
2017,
[49]
MEMORY ACCESS IN SHARED VIRTUAL MEMORY
[J].
LECTURE NOTES IN COMPUTER SCIENCE,
1992, 634
:785-786
[50]
Investigating the influence of the antennas on UVM system impulse response in indoor environments
[J].
2007 EUROPEAN RADAR CONFERENCE,
2007,
:282-285