Internal feedback bridging faults in combinational CMOS circuits: Analysis and testing

被引：0

作者：

Miura, Y ^{[1
]}

Seno, S ^{[1
]}

机构：

[1] Tokyo Metropolitan Univ, Grad Sch Engn, Tokyo, Japan

来源：

ETW 2001: IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS | 2001年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper we analyze fault behaviors of internal feedback bridging faults by using a simple circuit model consisting of 2-input NAND gate and NOT gate. From analysis results we find that they are more complex than those associated with external feedback bridging faults. We expose that they cause internal oscillation and IDDQ-only failure as well as latch and oscillation behavior. We also discuss methods for detecting this kind of fault.

引用

页码：9 / 16

页数：8

共 50 条

[21] Test input generation for supply current testing of bridging faults in bipolar combinational logic circuits
Kuchii, T
Hashizume, M
Tamesada, T
1998 IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, PROCEEDINGS, 1998, : 14 - 18
[22] Detecting bridging faults in dynamic CMOS circuits
Chang, JTY
McCluskey, EJ
IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1997, : 106 - 109
[23] Simulation and generation of IDDQ tests for bridging faults in combinational circuits
Chakravarty, S
Thadikaran, PJ
IEEE TRANSACTIONS ON COMPUTERS, 1996, 45 (10) : 1131 - 1140
[24] Identification and frequency estimation of feedback bridging faults generating logical oscillation in CMOS circuits
Hashizume, M
Yotsuyanagi, H
Tamesada, T
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2004, E87D (03) : 571 - 579
[25] A Flexible Concurrent Testing Scheme for Non-Feedback and Feedback Bridging Faults in Integrated Circuits
Biswal, Pradeep Kumar
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2023, 39 (03): : 323 - 346
[26] A Flexible Concurrent Testing Scheme for Non-Feedback and Feedback Bridging Faults in Integrated Circuits
Pradeep Kumar Biswal
Journal of Electronic Testing, 2023, 39 : 323 - 346
[27] Modeling and testing for stuck faults in BiCMOS combinational circuits
Ismaeel, AA
Bhatnagar, R
MICROELECTRONICS JOURNAL, 1997, 28 (6-7) : 663 - 681
[28] TEST-GENERATION FOR I-DDQ TESTING OF BRIDGING FAULTS IN CMOS CIRCUITS
BOLLINGER, SW
MIDKIFF, SF
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (11) : 1413 - 1418
[29] Modeling and testing for stuck faults in pseudo nMOS combinational circuits
Ismaeel, AA
Bhatnagar, R
MICROELECTRONICS AND RELIABILITY, 1996, 36 (05): : 685 - 692
[30] Modeling and testing for stuck faults in pseudo nMOS combinational circuits
Kuwait Univ, Safat, Kuwait
Microelectron Reliab, 5 (685-692):

← 1 2 3 4 5 →