Processing-in-Memory: Exploring the Design Space

被引：10
|
作者：
Scrbak, Marko [1 ]
Islam, Mahzabeen [1 ]
Kavi, Krishna M. [1 ]
Ignatowski, Mike [2 ]
Jayasena, Nuwan [2 ]
机构：
[1] Univ N Texas, Denton, TX 76203 USA
[2] AMD Res Adv Micro Devices Inc, Sunnyvale, CA USA
来源：
ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2015 | 2015年 / 9017卷
关键词：
Processing-in-memory; 3D-DRAM; Big data; MapReduce;
D O I：
10.1007/978-3-319-16086-3_4
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
With the emergence of 3D-DRAM, Processing-in-Memory has once more become of great interest to the research community and industry. In this paper, we present our observations on a subset of the PIM design space. We show how the architectural choices for PIM core frequency and cache sizes will affect the overall power consumption and energy efficiency. Our findings include detailed power consumption modeling for an ARM-like core as a PIM core. We show the maximum number of PIM cores we can place in the logic layer with respect to a power budget. In addition, we explore the optimal design choices for the number of cores as a function of frequency, utilization, and energy efficiency.
引用
收藏
页码：43 / 54
页数：12
相关论文
共 50 条
  • [41] PIM-Quantifier: A Processing-in-Memory Platform for mRNA Quantification
    Zhang, Fan
    Angizi, Shaahin
    Fahmi, Naima Ahmed
    Zhang, Wei
    Fan, Deliang
    2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 43 - 48
  • [42] Processing-in-Memory Technology for Machine Learning: From Basic to ASIC
    Taylor, Brady
    Zheng, Qilin
    Li, Ziru
    Li, Shiyu
    Chen, Yiran
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (06) : 2598 - 2603
  • [43] Towards Memory-Efficient Processing-in-Memory Architecture for Convolutional Neural Networks
    Wang, Yi
    Zhang, Mingxu
    Yang, Jing
    ACM SIGPLAN NOTICES, 2017, 52 (05) : 81 - 90
  • [44] NPC: A Non-Conflicting Processing-in-Memory Controller in DDR Memory Systems
    Lee, Seungyong
    Lee, Sanghyun
    Seo, Minseok
    Park, Chunmyung
    Shin, Woojae
    Lee, Hyuk-Jae
    Kim, Hyun
    IEEE TRANSACTIONS ON COMPUTERS, 2025, 74 (03) : 1025 - 1039
  • [45] Wave-PIM: AcceleratingWave Simulation Using Processing-in-Memory
    Hanindhito, Bagus
    Li, Ruihao
    Gourounas, Dimitrios
    Fathi, Arash
    Govil, Karan
    Trenev, Dimitar
    Gerstlauer, Andreas
    John, Lizy K.
    50TH INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, 2021,
  • [46] SpaceA: Sparse Matrix Vector Multiplication on Processing-in-Memory Accelerator
    Xie, Xinfeng
    Liang, Zheng
    Gu, Peng
    Basak, Abanti
    Deng, Lei
    Liang, Ling
    Hu, Xing
    Xie, Yuan
    2021 27TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA 2021), 2021, : 570 - 583
  • [47] Aggressive Performance Improvement on Processing-in-Memory Devices by Adopting Hugepages
    Santos, Paulo Cesar
    Forlin, Bruno E.
    Alves, Marco A. Z.
    Carro, Luigi
    2022 IEEE 33RD INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2022, : 60 - 63
  • [48] Accelerating CNN Training With Concurrent Execution of GPU and Processing-in-Memory
    Choi, Jungwoo
    Lee, Hyuk-Jae
    Sohn, Kyomin
    Yu, Hak-Soo
    Rhee, Chae Eun
    IEEE ACCESS, 2024, 12 : 160190 - 160204
  • [49] Data-Centric Computing Frontiers: A Survey On Processing-In-Memory
    Siegl, Patrick
    Buchty, Rainer
    Berekovic, Mladen
    MEMSYS 2016: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, 2016, : 295 - 308
  • [50] RADAR: A Skew-Resistant and Hotness-Aware Ordered Index Design for Processing-in-Memory Systems
    Hua, Yifan
    Zheng, Shengan
    Kong, Weihan
    Zhou, Cong
    Huang, Kaixin
    Ma, Ruoyan
    Huang, Linpeng
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2024, 35 (09) : 1598 - 1614
12345