Analog integrated circuits for the Lotka-Volterra competitive neural networks

被引:41
作者
Asai, T [1 ]
Ohtani, M [1 ]
Yonezu, H [1 ]
机构
[1] Toyohashi Univ Technol, Dept Elect & Elect Engn, Aichi 4418580, Japan
来源
IEEE TRANSACTIONS ON NEURAL NETWORKS | 1999年 / 10卷 / 05期
关键词
analog integrated circuits; neural-network hardware; winner-take-all; winners-share-all;
D O I
10.1109/72.788661
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
A subthreshold MOS integrated circuit (IC) is designed and fabricated for implementing a competitive neural network of the Lotka-Volterra (LV) type which is derived from conventional membrane dynamics of neurons and is used for the selection of external inputs, The steady-state solutions to the LV equation can be classified into three types, each of which represents qualitatively different selection behavior. Among the solutions, the winners-share-all (WSA) solution in which a certain number of neurons remain activated in steady states is particularly useful owing to robustness in the selection of inputs from a noisy environment. The measured results of the fabricated LV IC's agree well with the theoretical prediction as long as the influence of device mismatches is small. Furthermore, results of extensive circuit simulations prove that the large-scale LV circuit producing the WSA solution does exhibit a reliable selection compared with winner-take-ah circuits, in the possible presence of device mismatches.
引用
收藏
页码:1222 / 1231
页数:10
相关论文
共 44 条
  • [31] Multifunctional Equipment and Test Results for Total Ionizing Dose Testing of Analog Integrated Circuits
    Bakerenkov, Alexander S.
    Chubunov, Pavel A.
    Anashin, Vasily S.
    Rodin, Alexander S.
    Felitsyn, Vladislav A.
    2016 IEEE RADIATION EFFECTS DATA WORKSHOP (REDW), 2016, : 88 - 91
  • [32] Neural-Inspired Dendritic Multiplication Using a Reconfigurable Analog Integrated Circuit
    Edwards, Jordan
    Parker, Luke
    Cardwell, Suma G.
    Chance, Frances S.
    Koziol, Scott
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [33] Real-time simulations of networks of Hodgkin-Huxley neurons using analog circuits
    Zou, Q.
    Bornat, Y.
    Tomas, J.
    Renaud, S.
    Destexhe, A.
    NEUROCOMPUTING, 2006, 69 (10-12) : 1137 - 1140
  • [34] Symmetry-aware placement algorithm using transitive closure graph representation for analog integrated circuits
    Zhang, Lihong
    Zhang, Yuping
    Jiang, Yingtao
    Shi, C. -J. Richard
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2010, 38 (03) : 221 - 241
  • [35] Application of Fixator-Norator Pairs in Designing Active Loads and Current Mirrors in Analog Integrated Circuits
    Hashemian, Reza
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (12) : 2220 - 2231
  • [36] A CLASS OF NEURAL NETWORKS BASED ON APPROXIMATE IDENTITY FOR ANALOG ICS HARDWARE IMPLEMENTATION
    CONTI, M
    ORCIONI, S
    TURCHETTI, C
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1994, E77A (06) : 1069 - 1079
  • [37] Fundamental device and circuits for synaptic connections in self-organizing neural networks
    Hosono, K
    Tsuji, K
    Shibao, K
    Io, E
    Yonezu, H
    Ohshima, N
    Pak, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1996, E79C (04) : 560 - 567
  • [38] Layer winner-take-all neural networks based on existing competitive structures
    Chen, CM
    Yang, JF
    IEEE TRANSACTIONS ON SYSTEMS MAN AND CYBERNETICS PART B-CYBERNETICS, 2000, 30 (01): : 25 - 30
  • [39] Semi-Supervised Artificial Neural Networks towards Analog IC Placement Recommender
    Gusmao, Antonio
    Passos, Fabio
    Povoa, Ricardo
    Horta, Nuno
    Lourenco, Nuno
    Martins, Ricardo
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [40] A Low-Power Analog Cell for Implementing Spiking Neural Networks in 65 nm CMOS
    Venker, John S.
    Vincent, Luke
    Dix, Jeff
    JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS, 2023, 13 (04)