Analog integrated circuits for the Lotka-Volterra competitive neural networks

被引:41
作者
Asai, T [1 ]
Ohtani, M [1 ]
Yonezu, H [1 ]
机构
[1] Toyohashi Univ Technol, Dept Elect & Elect Engn, Aichi 4418580, Japan
来源
IEEE TRANSACTIONS ON NEURAL NETWORKS | 1999年 / 10卷 / 05期
关键词
analog integrated circuits; neural-network hardware; winner-take-all; winners-share-all;
D O I
10.1109/72.788661
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
A subthreshold MOS integrated circuit (IC) is designed and fabricated for implementing a competitive neural network of the Lotka-Volterra (LV) type which is derived from conventional membrane dynamics of neurons and is used for the selection of external inputs, The steady-state solutions to the LV equation can be classified into three types, each of which represents qualitatively different selection behavior. Among the solutions, the winners-share-all (WSA) solution in which a certain number of neurons remain activated in steady states is particularly useful owing to robustness in the selection of inputs from a noisy environment. The measured results of the fabricated LV IC's agree well with the theoretical prediction as long as the influence of device mismatches is small. Furthermore, results of extensive circuit simulations prove that the large-scale LV circuit producing the WSA solution does exhibit a reliable selection compared with winner-take-ah circuits, in the possible presence of device mismatches.
引用
收藏
页码:1222 / 1231
页数:10
相关论文
共 44 条
  • [1] Foundations of Implementing the Competitive Layer Model by Lotka-Volterra Recurrent Neural Networks
    Yi, Zhang
    IEEE TRANSACTIONS ON NEURAL NETWORKS, 2010, 21 (03): : 494 - 507
  • [2] Continuous Attractors of Lotka-Volterra Recurrent Neural Networks with Infinite Neurons
    Yu, Jiali
    Yi, Zhang
    Zhou, Jiliu
    IEEE TRANSACTIONS ON NEURAL NETWORKS, 2010, 21 (10): : 1690 - 1695
  • [3] A subthreshold analog MOS circuit for Lotka-Volterra chaotic oscillator
    Asai, T
    Kamiya, T
    Hirose, T
    Amemiya, Y
    INTERNATIONAL JOURNAL OF BIFURCATION AND CHAOS, 2006, 16 (01): : 207 - 212
  • [4] Almost Periodic Solution in a Lotka-Volterra Recurrent Neural Networks with Time-Varying Delays
    Yang, Li
    Li, Zhouhong
    Pang, Liyan
    Zhang, Tianwei
    INTERNATIONAL JOURNAL OF NONLINEAR SCIENCES AND NUMERICAL SIMULATION, 2017, 18 (01) : 19 - 27
  • [5] Scaling down DNA circuits with competitive neural networks
    Genot, Anthony J.
    Fujii, Teruo
    Rondelez, Yannick
    JOURNAL OF THE ROYAL SOCIETY INTERFACE, 2013, 10 (85)
  • [6] A winner-take-all Lotka-Volterra recurrent neural network with only one winner in each row and each column
    Zheng, Bochuan
    NEURAL COMPUTING & APPLICATIONS, 2014, 24 (7-8) : 1749 - 1757
  • [7] Hierarchical fault diagnosis of analog integrated circuits
    Ho, CK
    Shepherd, PR
    Eberhardt, F
    Tenten, W
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2001, 48 (08) : 921 - 929
  • [8] Tolerance analysis in MOSFET analog integrated circuits
    Vallette, F.
    Vasilescu, G.
    Feruglio, S.
    Garda, P.
    PROCEEDINGS OF THE 7TH WSEAS INTERNATIONAL CONFERENCE ON SYSTEMS THEORY AND SCIENTIFIC COMPUTATION (ISTACS'07), 2007, : 274 - +
  • [9] Technique of analog integrated circuits yield analysis
    Baskys, A
    Gobis, V
    IN-LINE CHARACTERIZATION, YIELD RELIABILITY, AND FAILURE ANALYSES IN MICROELECTRONIC MANUFACTURING, 1999, 3743 : 314 - 323
  • [10] Perturbation analysis of nonlinear distortion in analog integrated circuits
    Buonomo, A
    Lo Schiavo, A
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (08) : 1620 - 1631