Suppression of Quantization-Induced Convergence Error in Pipelined ADCs With Harmonic Distortion Correction

被引:19
作者
Rakuljic, Nevena [1 ]
Galton, Ian [1 ]
机构
[1] Univ Calif San Diego, Dept Elect & Comp Engn, La Jolla, CA 92093 USA
关键词
Digital background calibration; harmonic distortion correction; pipelined analog-to-digital conversion; residue amplifier nonlinearity;
D O I
10.1109/TCSI.2012.2215754
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Harmonic Distortion Correction (HDC) is one of two published digital background calibration techniques that compensate for residue amplifier nonlinearity in pipelined ADCs. The techniques make it possible to reduce the gains and bandwidths, and therefore the power dissipations, of the op-amps that make up the residue amplifiers without sacrificing pipelined ADC accuracy. Unfortunately, the previously published techniques fail to operate properly when they measure residue amplifier distortion for certain pipelined ADC input signals, most notably input signals with small peak-to-peak variations about certain constant values. This paper identifies the cause of the problem, quantifies its effects, and provides an all-digital solution applicable to the HDC technique.
引用
收藏
页码:593 / 602
页数:10
相关论文
共 8 条
[1]  
Horna 0.A., 1972, Comsat Technical Review, V2, P52
[2]   Background interstage gain calibration technique for pipelined ADCs [J].
Keane, JP ;
Hurst, PJ ;
Lewis, SH .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (01) :32-43
[3]  
Lewis S. H., 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition, P210
[4]   A 12-bit 75-MS/s pipelined ADC using open-loop residue amplification [J].
Murmann, B ;
Boser, BE .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (12) :2040-2050
[5]   Digital background correction of harmonic distortion in pipelined ADCs [J].
Panigada, Andrea ;
Galton, Ian .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (09) :1885-1895
[6]   A 130 mW 100 MS/s Pipelined ADC With 69 dB SNDR Enabled by Digital Harmonic Distortion Correction [J].
Panigada, Andrea ;
Galton, Ian .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (12) :3314-3328
[7]  
Taylor S. S., 1978, THESIS U CALIF BERKE
[8]   A 1.2-V 250-mW 14-b 100-MS/s Digitally Calibrated Pipeline ADC in 90-nm CMOS [J].
Van de Vel, Hans ;
Buter, Berry A. J. ;
van der Ploeg, Hendrik ;
Vertregt, Maarten ;
Geelen, Govert J. G. M. ;
Paulus, Edward J. F. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (04) :1047-1056