Copper Anisotropy Effects in Three-Dimensional Integrated Circuits Using Through-Silicon Vias (vol 12, pg 225, 2012)

被引：0
|
作者：
Karmarkar, Aditya P. [1 ]
Xu, Xiaopeng [2 ]
Yeap, Kong-Boon [3 ]
Zschech, Ehrenfried [3 ]
机构：
[1] Synopsys India Private Ltd, Hyderabad 500032, Andhra Pradesh, India
[2] Synopsys Inc, Mountain View, CA 94043 USA
[3] Fraunhofer Inst Nondestruct Testing, D-01109 Dresden, Germany
来源：
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY | 2012年 / 12卷 / 03期
关键词：
D O I：
10.1109/TDMR.2012.2209531
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：582 / 582
页数：1
相关论文
共 50 条
  • [41] Development of three-dimensional chip stacking technology using a clamped through-silicon via interconnection
    Shen, Li-Cheng
    Chien, Chien-Wei
    Cheng, Hsien-Chie
    Lin, Chia-Te
    MICROELECTRONICS RELIABILITY, 2010, 50 (04) : 489 - 497
  • [42] High-Frequency Electrical Model of Through-Silicon Vias for 3-D Integrated Circuits Considering Eddy Current and Proximity Effects
    Lu, Qijun
    Zhu, Zhangming
    Yang, Yintang
    Ding, Ruixue
    Li, Yuejin
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2017, 7 (12): : 2036 - 2044
  • [43] Through-silicon-via crosstalk model and optimization design for three-dimensional integrated circuits
    Qian Li-Bo
    Zhu Zhang-Ming
    Xia Yin-Shui
    Ding Rui-Xue
    Yang Yin-Tang
    CHINESE PHYSICS B, 2014, 23 (03)
  • [44] Through-silicon-via crosstalk model and optimization design for three-dimensional integrated circuits
    钱利波
    朱樟明
    夏银水
    丁瑞雪
    杨银堂
    ChinesePhysicsB, 2014, 23 (03) : 595 - 600
  • [45] Three-Dimensional Integrated Circuit (3D IC) Key Technology: Through-Silicon Via (TSV)
    Wen-Wei Shen
    Kuan-Neng Chen
    Nanoscale Research Letters, 2017, 12
  • [46] Three-Dimensional Integrated Circuit (3D IC) Key Technology: Through-Silicon Via (TSV)
    Shen, Wen-Wei
    Chen, Kuan-Neng
    NANOSCALE RESEARCH LETTERS, 2017, 12
  • [47] Embedded Three-Dimensional Hybrid Integrated Circuit Integration System-in-Package With Through-Silicon Vias for Opto-Electronic Interconnects in Organic Substrates/Printed Circuit Boards
    Lau, John H.
    Zhang, M. S.
    Lee, S. W. Ricky
    JOURNAL OF ELECTRONIC PACKAGING, 2011, 133 (03)
  • [48] Texture and Grain Size Investigation in the Copper Plated Through-Silicon via for Three-Dimensional Chip Stacking Using Electron Backscattering Diffraction
    Kadota, Hiroyuki
    Kanno, Ryuichi
    Ito, Masahiko
    Onuki, Jin
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2011, 14 (05) : D48 - D51
  • [49] The Demonstration of High-Quality Carbon Nanotubes as Through-Silicon Vias (TSVs) for Three-Dimensional Connection Stacking and Power-Via Technology
    Yen, C-M
    Chang, S-Y
    Chen, K-C
    Feng, Y-J
    Chen, L-H
    Liao, B-Z
    Lee, M-H
    Chen, S-C
    Liao, M-H
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (03) : 1600 - 1603
  • [50] Analytical heat transfer model for three-dimensional integrated circuits incorporating through silicon via effect
    Qian, Libo
    Zhu, Zhangming
    MICRO & NANO LETTERS, 2012, 7 (09) : 994 - 996
12345