Copper Anisotropy Effects in Three-Dimensional Integrated Circuits Using Through-Silicon Vias (vol 12, pg 225, 2012)

被引：0
|
作者：
Karmarkar, Aditya P. [1 ]
Xu, Xiaopeng [2 ]
Yeap, Kong-Boon [3 ]
Zschech, Ehrenfried [3 ]
机构：
[1] Synopsys India Private Ltd, Hyderabad 500032, Andhra Pradesh, India
[2] Synopsys Inc, Mountain View, CA 94043 USA
[3] Fraunhofer Inst Nondestruct Testing, D-01109 Dresden, Germany
来源：
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY | 2012年 / 12卷 / 03期
关键词：
D O I：
10.1109/TDMR.2012.2209531
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：582 / 582
页数：1
相关论文
共 50 条
  • [31] Electromigration Induced Voiding and Resistance Change in Three-Dimensional Copper Through Silicon Vias
    Rovitto, Marco
    Ceric, Hajdin
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 550 - 556
  • [32] Multiphysics characterization of polymer-filled through-silicon vias (PF-TSVs) for three-dimensional integration
    Jin, Jing
    Zhao, Wen-Sheng
    Wang, Da-Wei
    Zhou, Liang
    Yin, Wen-Yan
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2018, 31 (04)
  • [33] X-ray μ-Laue diffraction analysis of Cu through-silicon vias: A two-dimensional and three-dimensional study
    Sanchez, Dario Ferreira
    Laloum, David
    Weleguela, Monica Larissa Djomeni
    Ulrich, Olivier
    Audoit, Guillaume
    Grenier, Adeline
    Micha, Jean-Sebastien
    Robach, Odile
    Lorut, Frederic
    Gergaud, Patrice
    Bleuet, Pierre
    JOURNAL OF APPLIED PHYSICS, 2014, 116 (16)
  • [34] Grouped through silicon vias for lower Ldi/dt drop in three-dimensional integrated circuit
    Mossa, Siraj Fulum
    Hasan, Syed Rafay
    Elkeelany, Omar Sayed Ahmed
    IET CIRCUITS DEVICES & SYSTEMS, 2016, 10 (01) : 44 - 53
  • [35] Micro-Raman spectroscopy and analysis of near-surface stresses in silicon around through-silicon vias for three-dimensional interconnects
    Ryu, Suk-Kyu
    Zhao, Qiu
    Hecker, Michael
    Son, Ho-Young
    Byun, Kwang-Yoo
    Im, Jay
    Ho, Paul S.
    Huang, Rui
    JOURNAL OF APPLIED PHYSICS, 2012, 111 (06)
  • [36] Three-Dimensional Dynamic Random Access Memories Using Through-Silicon-Vias
    Kirihata, Toshiaki
    Golz, John
    Wordeman, Matthew
    Batra, Pooja
    Maier, Gary W.
    Robson, Norman
    Graves-abe, Troy L.
    Berger, Daniel
    Iyer, Subramanian S.
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2016, 6 (03) : 373 - 384
  • [37] Through-silicon-via insertion for performance optimization in three-dimensional integrated circuits
    Qian, Libo
    Zhu, Zhangming
    Yang, Yintang
    MICROELECTRONICS JOURNAL, 2012, 43 (02) : 128 - 133
  • [38] A thermal model for top layer of three-dimensional integrated circuits with through silicon via
    Wang, F. (cicy4@hotmail.com), 1600, Editorial Board of Chinese Journal of Computational (29):
  • [39] Growth and Fabrication of Carbon-Based Three-Dimensional Heterostructure in Through-Silicon Vias (TSVs) for 3D Interconnects
    Zhu, Ye
    Tan, Chong Wei
    Chua, Shen Lin
    Lim, Yu Dian
    Tay, Beng Kang
    Tan, Chuan Seng
    2017 IEEE 19TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2017,
  • [40] Study on copper-to-copper bonding of three-dimensional integrated circuits using the quasicontinuum method
    Nguyen, Hoang-Giang
    Wu, Miao-Jing
    Fang, Te-Hua
    PHYSICA SCRIPTA, 2024, 99 (06)
12345