Copper Anisotropy Effects in Three-Dimensional Integrated Circuits Using Through-Silicon Vias (vol 12, pg 225, 2012)

被引:0
|
作者
Karmarkar, Aditya P. [1 ]
Xu, Xiaopeng [2 ]
Yeap, Kong-Boon [3 ]
Zschech, Ehrenfried [3 ]
机构
[1] Synopsys India Private Ltd, Hyderabad 500032, Andhra Pradesh, India
[2] Synopsys Inc, Mountain View, CA 94043 USA
[3] Fraunhofer Inst Nondestruct Testing, D-01109 Dresden, Germany
关键词
D O I
10.1109/TDMR.2012.2209531
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:582 / 582
页数:1
相关论文
共 50 条
  • [1] Copper Anisotropy Effects in Three-Dimensional Integrated Circuits Using Through-Silicon Vias
    Karmarkar, Aditya P.
    Xu, Xiaopeng
    Yeap, Kong-Boon
    Zschech, Ehrenfried
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2012, 12 (02) : 225 - 232
  • [2] Thermal and mechanical reliability of thermal through-silicon vias in three-dimensional integrated circuits
    Qu, Chenlei
    Dai, Ruoyu
    Zheng, Jieqing
    Hu, Yusheng
    Zhang, Jinhao
    MICROELECTRONICS RELIABILITY, 2023, 143
  • [3] Parasitic effects of air-gap through-silicon vias in high-speed three-dimensional integrated circuits
    Liu, Xiaoxian
    Zhu, Zhangming
    Yang, Yintang
    Ding, Ruixue
    Li, Yuejin
    CHINESE PHYSICS B, 2016, 25 (11)
  • [4] Compact Modelling of Through-Silicon Vias (TSVs) in Three-Dimensional (3-D) Integrated Circuits
    Weerasekera, Roshan
    Grange, Matt
    Pamunuwa, Dinesh
    Tenhunen, Hannu
    Zheng, Li-Rong
    2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 322 - +
  • [5] Parasitic effects of air-gap through-silicon vias in high-speed three-dimensional integrated circuits
    刘晓贤
    朱樟明
    杨银堂
    丁瑞雪
    李跃进
    Chinese Physics B, 2016, 25 (11) : 623 - 628
  • [6] Plasticity mechanism for copper extrusion in through-silicon vias for three-dimensional interconnects
    Jiang, Tengfei
    Wu, Chenglin
    Spinella, Laura
    Im, Jay
    Tamura, Nobumichi
    Kunz, Martin
    Son, Ho-Young
    Kim, Byoung Gyu
    Huang, Rui
    Ho, Paul S.
    APPLIED PHYSICS LETTERS, 2013, 103 (21)
  • [7] Electrical modeling of carbon nanotube-based shielded through-silicon vias for three-dimensional integrated circuits
    Hu, Qing-Hao
    Zhao, Wen-Sheng
    Fu, Kai
    Wang, Da-Wei
    Wang, Gaofeng
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2021, 34 (03)
  • [8] Spectral reflectometry for metrology of three-dimensional through-silicon vias
    Ku, Yi-Sha
    JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2014, 13 (01):
  • [9] Modelling of crosstalk in differential through silicon vias for three-dimensional integrated circuits
    Pan, Jin-Wei
    Fu, Kai
    Liu, Qi
    Zhao, Wen-Sheng
    Dong, Linxi
    Wang, Gaofeng
    IET MICROWAVES ANTENNAS & PROPAGATION, 2019, 13 (10) : 1529 - 1535
  • [10] A Thermal Isolation Technique Using Through-Silicon Vias for Three-Dimensional ICs
    Hu, Sanming
    Hoe, Yen Yi Germaine
    Li, Hongyu
    Zhao, Dan
    Shi, Jinglin
    Han, Yong
    Teo, Keng Hwa
    Xiong, Yong Zhong
    He, Jin
    Zhang, Xiaowu
    Je, Minkyu
    Madihian, Mohammad
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (03) : 1282 - 1287