Enhancement-Mode GaN-Based Junctionless Vertical Surrounding-Gate Transistor with Dual-Material Gate Structure for High-Frequency Applications

被引:1
|
作者
Yoon, Young Jun [1 ]
Seo, Jae Hwa [1 ]
Kwon, Hyuck-In [2 ]
Lee, Jung-Hee [1 ]
Kang, In Man [1 ]
机构
[1] Kyungpook Natl Univ, Sch Elect Engn, Taegu 702701, South Korea
[2] Chung Ang Univ, Sch Elect & Elect Engn, Seoul 156756, South Korea
基金
新加坡国家研究基金会;
关键词
GaN; Junctionless Transistor; Dual-Material Gate Structure; RF Performance; THRESHOLD VOLTAGE; PERFORMANCE; NANOCHANNEL; MOSFETS; FINFETS;
D O I
10.1166/jnn.2016.13128
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
In this paper, we propose an enhancement-mode (E-mode) GaN-based junctionless field-effect transistor (FET) with a dual-material gate (DMG) structure for high-frequency performance. Its device performance is analyzed and compared with a single-material gate (SMG) device using device simulator. The DMG structure improves the drain current (I-DS) and transconductance (g(m)) because of an increase in the electron velocity in the channel region. The gate capacitance (C-gg) of the DMG structure is also decreased by reducing the gate-to-channel capacitance (C-gc) component in the gate-to-source capacitance (C-gs). Thus, the RF performance of DMG devices improves owing to the increase in g(m) and the decrease in C-gg. In addition, we examine the effect of structural variables on the performance of the DMG device. The current performance of the DMG device changes depending on the influence on the current flow in the channel region. The DMG device with an Ni-gate length (LNi-gate) of 30 nm and a smaller nanowire radius (R) enhances the maximum g(m) (g(m, max)) by increasing the effect of the DMG structure. The threshold voltage (Vth) can also be affected by LNi-gate and R. A positive Vth can be obtained by forming a channel region fully depleted by a longer LNi-gate and a smaller R. Consequently, the excellent E-mode high-frequency devices can be realized by structural optimization.
引用
收藏
页码:10204 / 10209
页数:6
相关论文
共 50 条
  • [31] Enhancement-Mode Gate-Recess-Free GaN-Based p-Channel Heterojunction Field-Effect Transistor With Ultra-Low Subthreshold Swing
    Yang, Chen
    Fu, Houqiang
    Peri, Prudhvi
    Fu, Kai
    Yang, Tsung-Han
    Zhou, Jingan
    Montes, Jossue
    Smith, David J.
    Zhao, Yuji
    IEEE ELECTRON DEVICE LETTERS, 2021, 42 (08) : 1128 - 1131
  • [32] A comparative analysis and an optimized structure of vertical GaN floating gate trench MOSFET for high-frequency FOM
    Jaiswal, Nilesh Kumar
    Ramakrishnan, V. N.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2022, 37 (07)
  • [33] Gain improvement of enhancement-mode AlGaN/GaN high-electron-mobility transistors using dual-gate architecture
    Wang, Ruonan
    Wu, Yichao
    Chen, Kevin J.
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (04) : 2820 - 2823
  • [34] Gain improvement of enhancement-mode AlGaN/GaN high-electron-mobility transistors using dual-gate architecture
    Wang, Ruonan
    Wu, Yichao
    Chen, Kevin J.
    Japanese Journal of Applied Physics, 2008, 47 (4 PART 2): : 2820 - 2823
  • [35] Small Signal Parameters Extraction and RF Performance of GaN-Based Dual-Metal Cylindrical Surrounding Gate Junctionless Accumulation-Mode (DM-CSG-JAM) MOSFET
    Gupta, Sumedha
    Pandey, Neeta
    Gupta, R. S.
    IETE JOURNAL OF RESEARCH, 2024, 70 (10) : 7969 - 7979
  • [36] GaN-Based Enhancement-Mode Metal-Oxide-Semiconductor High-Electron Mobility Transistors Using LiNbO3 Ferroelectric Insulator on Gate-Recessed Structure
    Lee, Ching-Ting
    Yang, Chang-Lin
    Tseng, Chun-Yen
    Chang, Jhe-Hao
    Horng, Ray-Hua
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (08) : 2481 - 2487
  • [37] Monolithic inverter using GaN-based CMOS-HEMTs with depletion-mode and enhancement-mode of ferroelectric charge trap gate stacked oxide layers
    Hsieh, Hsin-Jui
    Lee, Hsin-Ying
    Lee, Ching-Ting
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2024, 169
  • [38] Hafnium oxide based cylindrical junctionless double surrounding gate (CJLDSG) MOSFET for high speed, high frequency digital and analog applications
    Sonam Rewari
    Vandana Nath
    Subhasis Haldar
    S. S. Deswal
    R. S. Gupta
    Microsystem Technologies, 2019, 25 : 1527 - 1536
  • [39] Fabrication of gate stack with high gate work function for implantless enhancement-mode GaAs n-channel metal-oxide-semiconductor field effect transistor applications
    Zhu, Ming
    Chin, Hock-Chun
    Samudra, Ganesh S.
    Yeo, Yee-Chia
    APPLIED PHYSICS LETTERS, 2008, 92 (12)
  • [40] Hafnium oxide based cylindrical junctionless double surrounding gate (CJLDSG) MOSFET for high speed, high frequency digital and analog applications
    Rewari, Sonam
    Nath, Vandana
    Haldar, Subhasis
    Deswal, S. S.
    Gupta, R. S.
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2019, 25 (05): : 1527 - 1536