Enhancement-Mode GaN-Based Junctionless Vertical Surrounding-Gate Transistor with Dual-Material Gate Structure for High-Frequency Applications

被引:1
|
作者
Yoon, Young Jun [1 ]
Seo, Jae Hwa [1 ]
Kwon, Hyuck-In [2 ]
Lee, Jung-Hee [1 ]
Kang, In Man [1 ]
机构
[1] Kyungpook Natl Univ, Sch Elect Engn, Taegu 702701, South Korea
[2] Chung Ang Univ, Sch Elect & Elect Engn, Seoul 156756, South Korea
基金
新加坡国家研究基金会;
关键词
GaN; Junctionless Transistor; Dual-Material Gate Structure; RF Performance; THRESHOLD VOLTAGE; PERFORMANCE; NANOCHANNEL; MOSFETS; FINFETS;
D O I
10.1166/jnn.2016.13128
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
In this paper, we propose an enhancement-mode (E-mode) GaN-based junctionless field-effect transistor (FET) with a dual-material gate (DMG) structure for high-frequency performance. Its device performance is analyzed and compared with a single-material gate (SMG) device using device simulator. The DMG structure improves the drain current (I-DS) and transconductance (g(m)) because of an increase in the electron velocity in the channel region. The gate capacitance (C-gg) of the DMG structure is also decreased by reducing the gate-to-channel capacitance (C-gc) component in the gate-to-source capacitance (C-gs). Thus, the RF performance of DMG devices improves owing to the increase in g(m) and the decrease in C-gg. In addition, we examine the effect of structural variables on the performance of the DMG device. The current performance of the DMG device changes depending on the influence on the current flow in the channel region. The DMG device with an Ni-gate length (LNi-gate) of 30 nm and a smaller nanowire radius (R) enhances the maximum g(m) (g(m, max)) by increasing the effect of the DMG structure. The threshold voltage (Vth) can also be affected by LNi-gate and R. A positive Vth can be obtained by forming a channel region fully depleted by a longer LNi-gate and a smaller R. Consequently, the excellent E-mode high-frequency devices can be realized by structural optimization.
引用
收藏
页码:10204 / 10209
页数:6
相关论文
共 50 条
  • [1] Simulation Study on A New Dual-Material Nanowire MOS Surrounding-Gate Transistor
    Zhou, Wang
    Zhang, Lining
    Xu, Yiwen
    Chen, Lin
    He, Frank
    INEC: 2010 3RD INTERNATIONAL NANOELECTRONICS CONFERENCE, VOLS 1 AND 2, 2010, : 189 - +
  • [2] Simulation Study on a New Dual-Material Nanowire MOS Surrounding-Gate Transistor
    Zhou, Wang
    Zhang, Lining
    Chen, Lin
    Xu, Yiwen
    Wu, Wen
    He, Jin
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2011, 11 (12) : 11006 - 11010
  • [3] A High-Frequency Resonant Gate Driver for Enhancement-Mode GaN Power Devices
    Long, Yu
    Zhang, Weimin
    Costinett, Daniel
    Blalock, Benjamin B.
    Jenkins, Luke L.
    2015 THIRTIETH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC 2015), 2015, : 1961 - 1965
  • [4] A two-dimensional analytical subthreshold behavior model for junctionless dual-material cylindrical surrounding-gate MOSFETs
    Li Cong
    Zhuang Yi-Qi
    Zhang Li
    Jin Gang
    CHINESE PHYSICS B, 2014, 23 (03)
  • [5] High-Performance Integrated Dual-Gate AlGaN/GaN Enhancement-Mode Transistor
    Lu, Bin
    Saadat, Omair Irfan
    Palacios, Tomas
    IEEE ELECTRON DEVICE LETTERS, 2010, 31 (09) : 990 - 992
  • [6] A two-dimensional analytical subthreshold behavior model for junctionless dual-material cylindrical surrounding-gate MOSFETs
    李聪
    庄奕琪
    张丽
    靳刚
    ChinesePhysicsB, 2014, 23 (03) : 623 - 628
  • [7] Performance improvement of enhancement-mode GaN-based HEMT power devices by employing a vertical gate structure and composite interlayers
    Sun, Zhonghao
    Dai, Jianxun
    Huang, Huolin
    Sun, Nan
    Zhang, Jiayu
    Lei, Yun
    Li, Dawei
    Ma, Kaiming
    Yu, Huimin
    Liu, Yanhong
    Huang, Hui
    Liang, Yung C.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2024, 39 (05)
  • [8] A Dual-Material Gate Junctionless Transistor With High-k Spacer for Enhanced Analog Performance
    Baruah, Ratul K.
    Paily, Roy P.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (01) : 123 - 128
  • [9] High Quality Gate Insulator/GaN Interface for Enhancement-Mode Field Effect Transistor
    Taube, A.
    Kruszka, R.
    Borysiewicz, M.
    Gieraltowska, S.
    Kaminska, E.
    Piotrowska, A.
    ACTA PHYSICA POLONICA A, 2011, 120 (6A) : A22 - A24
  • [10] Analytical model including the fringing-induced barrier lowering effect for a dual-material surrounding-gate MOSFET with a high-κ gate dielectric
    Li Cong
    Zhuang Yi-Qi
    Zhang Li
    Bao Jun-Lin
    CHINESE PHYSICS B, 2012, 21 (04)