Design and Implementation of a New Real-Time Frequency Sensor Used as Hardware Countermeasure

被引:3
作者
Jimenez-Naharro, Raul [1 ]
Antonio Gomez-Galan, Juan [1 ]
Sanchez-Raya, Manuel [1 ]
Gomez-Bravo, Fernando [1 ]
Pedro-Carrasco, Manuel [1 ]
机构
[1] Univ Huelva, Dept Elect Engn Comp & Automat, Huelva 21819, Spain
来源
SENSORS | 2013年 / 13卷 / 09期
关键词
hardware security; VLSI; clock glitching; reverse engineering; frequency sensor; OSCILLATOR;
D O I
10.3390/s130911709
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
A new digital countermeasure against attacks related to the clock frequency is -presented. This countermeasure, known as frequency sensor, consists of a local oscillator, a transition detector, a measurement element and an output block. The countermeasure has been designed using a full-custom technique implemented in an Application-Specific Integrated Circuit (ASIC), and the implementation has been verified and characterized with an integrated design using a 0.35 m standard Complementary Metal Oxide Semiconductor (CMOS) technology (Very Large Scale ImplementationVLSI implementation). The proposed solution is configurable in resolution time and allowed range of period, achieving a minimum resolution time of only 1.91 ns and an initialization time of 5.84 ns. The proposed VLSI implementation shows better results than other solutions, such as digital ones based on semi-custom techniques and analog ones based on band pass filters, all design parameters considered. Finally, a counter has been used to verify the good performance of the countermeasure in avoiding the success of an attack.
引用
收藏
页码:11709 / 11727
页数:19
相关论文
共 23 条
[1]  
[Anonymous], P 5 INT WORKSH SEC P
[2]  
Bao F., 1998, Security Protocols. 5th International Workshop Proceedings, P115, DOI 10.1007/BFb0028164
[3]   The sorcerer's apprentice guide to fault attacks [J].
Bar-El, H ;
Choukri, H ;
Naccache, D ;
Tunstall, M ;
Whelan, C .
PROCEEDINGS OF THE IEEE, 2006, 94 (02) :370-382
[4]  
Berkes J., 2006, 628 ECE U WAT FRANC
[5]  
Dhem J.F., 2001, PRESENT FUTURE SMART, P1
[6]  
Ganguly A., 2012, P GREAT LAKES S VLSI, P259
[7]  
Grand Joe., 2004, Proceedings of the 2004 Embedded Systems, P1
[8]  
Handschuh H, 1999, LECT NOTES COMPUT SC, V1717, P303
[9]   ASYNCHRONOUS DESIGN METHODOLOGIES - AN OVERVIEW [J].
HAUCK, S .
PROCEEDINGS OF THE IEEE, 1995, 83 (01) :69-93
[10]   Analysis of high-performance flip-flops for submicron mixed-signal applications [J].
Jiménez, R ;
Parra, P ;
Sanmartín, P ;
Acosta, AJ .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2002, 33 (02) :145-156