Synthesis Design Strategies for Energy-Efficient Microprocessors

被引:0
|
作者
Zhou, Ching [1 ]
Lin, Yu-Shiang [1 ,2 ]
Lu, Pong-Fei [1 ]
Fleischer, Bruce M. [1 ]
Frank, David J. [1 ]
Chang, Leland [1 ]
机构
[1] IBM TJ Watson Res Ctr, 1101 Kichawan Rd, Yorktown Hts, NY 10598 USA
[2] Taiwan Semicond Mfg Corp, 8 Li Hsin Rd 6,Hsinchu Sci Pk, Hsinchu 30078, Taiwan
来源
PROCEEDINGS OF THE 34TH IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD) | 2016年
关键词
Circuit synthesis; energy-efficient design point; low power; variability; voltage scaling; microprocessors; TECHNOLOGY;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A detailed synthesis study has been performed on a functional unit from a recent IBM microprocessor to explore the voltage-frequency space for energy-efficient design points across a wide performance spectrum ranging from 625 MHz at 0.48V to 5.6 GHz at 0.95V. It is found that the optimal operating voltage depends strongly on frequency for an energy-efficient design. Circuit characteristics, as represented by the combination of the average gate width, effective V-T, and buffering scheme, differ significantly between designs optimized for low voltage-frequency and for high voltage-frequency operations and suggest a distinct application dependence in the selection of standard cell images and optimal design points. In particular, for optimal energy efficiency at a given frequency, low voltage designs should utilize smaller gate width and lower V-T. Though a design energy-optimized near 1V is more scalable over a wide frequency range when operating at low voltages, designs optimized at a lower voltage-frequency point can be leveraged to offer better solutions in both performance and energy efficiency within a narrow frequency range near the design point.
引用
收藏
页码:103 / 108
页数:6
相关论文
共 50 条
  • [1] Runtime failure rate targeting for energy-efficient reliability in chip microprocessors
    Miller, Timothy
    Surapaneni, Nagarjuna
    Teodorescu, Radu
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2013, 25 (06): : 790 - 807
  • [2] Energy-efficient skewed static logic with dual Vt:: Design and synthesis
    Kim, C
    Kim, KW
    Kang, SM
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2003, 11 (01) : 64 - 70
  • [3] Energy-Efficient Design of Approximated Full Adders
    Silva, Pedro Aquino
    Meinhardt, Cristina
    2020 27TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2020,
  • [4] Energy-efficient graphical user interface design
    Vallerio, Keith S.
    Zhong, Lin
    Jha, Niraj K.
    IEEE TRANSACTIONS ON MOBILE COMPUTING, 2006, 5 (07) : 846 - 859
  • [5] Design of Lab Exercises for Teaching Energy-Efficient Digital Design
    Schwandt, Andrea
    Winzker, Marco
    Abu Shanab, Shatha
    PROCEEDINGS OF 2015 IEEE GLOBAL ENGINEERING EDUCATION CONFERENCE (EDUCON), 2015, : 112 - 117
  • [6] An energy-efficient design of ternary SRAM using GNRFETs
    Orouji, Maedeh
    Abbasian, Erfan
    Gholipour, Morteza
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2025, 112 (04) : 632 - 646
  • [7] Design of energy-efficient and robust ternary circuits for nanotechnology
    Moaiyeri, M. H.
    Doostaregan, A.
    Navi, K.
    IET CIRCUITS DEVICES & SYSTEMS, 2011, 5 (04) : 285 - 296
  • [8] Energy-Efficient Massive MIMO With Decentralized Precoder Design
    Zhang, Shuai
    Yin, Bo
    Cheng, Yu
    Cai, Lin X.
    Zhou, Sheng
    Niu, Zhisheng
    Shan, Hangguan
    IEEE TRANSACTIONS ON VEHICULAR TECHNOLOGY, 2020, 69 (12) : 15370 - 15384
  • [9] Design of Energy-Efficient, Adaptable Throughput Systems at Near/Sub-Threshold Voltage
    Srivastav, Meeta
    Henry, M. B.
    Nazhandali, Leyla
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2013, 18 (01)
  • [10] Design of Low-Voltage Digital Building Blocks and ADCs for Energy-Efficient Systems
    Sinangil, Mahmut E.
    Yip, Marcus
    Qazi, Masood
    Rithe, Rahul
    Kwong, Joyce
    Chandrakasan, Anantha P.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2012, 59 (09) : 533 - 537