共 50 条
- [32] Peak Noise And Noise Width Modelling For RLC Global Interconnects in Deep Submicron VLSI Circuits 2013 IEEE CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES (ICT 2013), 2013, : 321 - 326
- [34] Active suppression of substrate noise in CMOS integrated circuits MIXDES 2007: PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS:, 2007, : 219 - 224
- [37] Ground Bouncing Noise Suppression Techniques for MTCMOS Circuits 2009 1ST ASIA SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2009, : 64 - 70
- [38] Using noise to break the noise barrier in circuits SMART STRUCTURES, DEVICES, AND SYSTEMS II, PT 1 AND 2, 2005, 5649 : 53 - 66
- [39] Power Prediction of VLSI Circuits Using Machine Learning CMC-COMPUTERS MATERIALS & CONTINUA, 2023, 74 (01): : 2161 - 2177
- [40] Analysis and reduction of capacitive coupling noise in high-speed VLSI circuits 2001 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD 2001, PROCEEDINGS, 2001, : 104 - 109