Noise suppression in VLSI circuits using dummy metal fill

被引:0
|
作者
Gaskill, Steven [1 ]
Shilimkar, Vikas [1 ]
Weisshaar, Andreas [1 ]
机构
[1] Oregon State Univ, Sch Elect Engn & Comp Sci, Corvallis, OR 97331 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Modem IC processes require metal fill patterning to achieve global uniformity of the metallization/oxide layers. Electrically these fills are often viewed as parasitics to be minimized. In this paper we actively use metal fill to suppress crosstalk noise between coupled traces by selectively grounding metal fills. However, the tradeoff of this improvement is higher total capacitance leading to increased interconnect delay times. We propose design rules that optimize this tradeoff between crosstalk and delay. The design parameters considered include placement of grounded fills, buffer distance and fill shapes. We show that it is best to start grounding metal fills farthest away from the signal traces.
引用
收藏
页码:249 / 252
页数:4
相关论文
共 50 条
  • [31] TWO LEVEL METAL CMOS PROCESS FOR VLSI CIRCUITS.
    Barton, Don
    Maze, Craig
    Semiconductor International, 1985, 8 (01) : 98 - 102
  • [32] Peak Noise And Noise Width Modelling For RLC Global Interconnects in Deep Submicron VLSI Circuits
    Maheshwari, V.
    Khare, Kapil
    Mukherjee, Suvra
    Kar, R.
    Mandal, D.
    2013 IEEE CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES (ICT 2013), 2013, : 321 - 326
  • [33] High-frequency noise suppression in downsized circuits using magnetic granular films
    Yoshida, S
    Ono, H
    Ando, S
    Tsuda, F
    Ito, T
    Shimada, Y
    Yamaguchi, M
    Arai, KI
    Ohnuma, S
    Masumoto, T
    IEEE TRANSACTIONS ON MAGNETICS, 2001, 37 (04) : 2401 - 2403
  • [34] Active suppression of substrate noise in CMOS integrated circuits
    Blakiewicz, G.
    MIXDES 2007: PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS:, 2007, : 219 - 224
  • [35] POLARIZATION NOISE SUPPRESSION IN RETRACING OPTICAL FIBER CIRCUITS
    PISTONI, NC
    MARTINELLI, M
    OPTICS LETTERS, 1991, 16 (10) : 711 - 713
  • [36] AN IMPROVED RULE-BASED DUMMY METAL FILL METHOD FOR 65 NM ASIC DESIGN
    Chen, Xiaoming
    Xin, Ling
    Zhang, Jianwei
    Li, Songsong
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2013, 22 (04)
  • [37] Ground Bouncing Noise Suppression Techniques for MTCMOS Circuits
    Jiao, Hailong
    Kursun, Volkan
    2009 1ST ASIA SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2009, : 64 - 70
  • [38] Using noise to break the noise barrier in circuits
    Martorell, F
    McDonnell, MD
    Rubio, A
    Abbott, D
    SMART STRUCTURES, DEVICES, AND SYSTEMS II, PT 1 AND 2, 2005, 5649 : 53 - 66
  • [39] Power Prediction of VLSI Circuits Using Machine Learning
    Poovannan, E.
    Karthik, S.
    CMC-COMPUTERS MATERIALS & CONTINUA, 2023, 74 (01): : 2161 - 2177
  • [40] Analysis and reduction of capacitive coupling noise in high-speed VLSI circuits
    Heydari, P
    Pedram, M
    2001 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD 2001, PROCEEDINGS, 2001, : 104 - 109