Noise suppression in VLSI circuits using dummy metal fill

被引:0
|
作者
Gaskill, Steven [1 ]
Shilimkar, Vikas [1 ]
Weisshaar, Andreas [1 ]
机构
[1] Oregon State Univ, Sch Elect Engn & Comp Sci, Corvallis, OR 97331 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Modem IC processes require metal fill patterning to achieve global uniformity of the metallization/oxide layers. Electrically these fills are often viewed as parasitics to be minimized. In this paper we actively use metal fill to suppress crosstalk noise between coupled traces by selectively grounding metal fills. However, the tradeoff of this improvement is higher total capacitance leading to increased interconnect delay times. We propose design rules that optimize this tradeoff between crosstalk and delay. The design parameters considered include placement of grounded fills, buffer distance and fill shapes. We show that it is best to start grounding metal fills farthest away from the signal traces.
引用
收藏
页码:249 / 252
页数:4
相关论文
共 50 条
  • [1] Isolation enhancement in integrated circuits using dummy metal fill
    Gaskill, Steven G.
    Shilimkar, Vikas S.
    Weisshaar, Andreas
    2008 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, VOLS 1 AND 2, 2008, : 435 - 438
  • [2] Compression algorithms for "dummy fill" VLSI layout data
    Ellis, RB
    Kahng, AB
    Zheng, YH
    DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING, 2003, : 233 - 245
  • [3] Closed-form expressions for the coupling capacitance of metal fill tiles in VLSI circuits
    Tsatsoulis, Nikolaos A.
    Bontzios, Yiorgos I.
    Dimopoulos, Michael G.
    Hatzopoulos, Alkis A.
    MICROELECTRONICS JOURNAL, 2013, 44 (10) : 953 - 958
  • [4] GAN-Dummy Fill: Timing-aware Dummy Fill Method using GAN
    Kong, Myong
    Kim, Daeyeon
    Kweon, Minhyuk
    Kang, Seokhyeong
    PROCEEDINGS OF THE 32ND GREAT LAKES SYMPOSIUM ON VLSI 2022, GLSVLSI 2022, 2022, : 177 - 181
  • [5] Modelling noise and delay in VLSI circuits
    Pamunuwa, D
    Elassaad, S
    Tenhunen, H
    ELECTRONICS LETTERS, 2003, 39 (03) : 269 - 271
  • [6] NOISE SPIKES IN DIGITAL VLSI CIRCUITS
    WALLMARK, JT
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1982, 29 (03) : 451 - 458
  • [7] Test generation in VLSI circuits for crosstalk noise
    Chen, WY
    Gupta, SK
    Breuer, MA
    INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 641 - 650
  • [8] Interconnect coupling noise in CMOS VLSI circuits
    Tang, Kevin T.
    Friedman, Eby G.
    Proceedings of the International Symposium on Physical Design, 1999, : 48 - 53
  • [9] Simultaneous switching noise in CMOS VLSI circuits
    Bobba, S
    Hajj, IN
    1999 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, SSMSD 99, 1999, : 15 - 20
  • [10] Noise Reduction in VLSI Circuits using Modified GA Based Graph Coloring
    Maitra, Timir
    Pal, Anindya J.
    Bhattacharyya, Debnath
    Kim, Tai-hoon
    International Journal of Control and Automation, 2010, 3 (02): : 37 - 44