Mitigation of Soft Error Rate using Design, Process and Material Improvements

被引:1
作者
Chavali, Krishna Mohan [1 ,2 ]
机构
[1] Globalfoundries, Reliabil Engn QRA Fab 8 Malta, SMTS, 400 Stonebreak Rd Ext, Ballston Spa, NY 12020 USA
[2] Globalfoundries, 400 Stonebreak Rd Ext, Ballston Spa, NY 12020 USA
来源
2019 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP (IIRW) | 2019年
关键词
Soft Errors; Soft Error Design; Soft Errors robustness; SER mitigation techniques;
D O I
10.1109/iirw47491.2019.8989915
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
To meet specific product and field application needs, customers frequently ask the product's design teams and semiconductor foundries for more stringent Soft Error Rate (SER) radiation reliability requirements. These stretched product applications' needs call for special mitigation techniques and improvements to achieve robustness on SER by product design, process improvements and material changes to meet the requirements. In some cases even the combination of the design, process and material improvements are needed to achieve the stringent targets on product's SER. This paper presents some of the SER mitigation techniques by design, process and material improvements that are used to achieve the stringent SER targets along with the experiments and their results.
引用
收藏
页码:129 / 133
页数:5
相关论文
共 7 条
[1]  
[Anonymous], 2018, 10 ANN IEEE EPS SER
[2]  
[Anonymous], P 2002 INT C DEP SYS
[3]  
Bhuva B., 2013, VANDERBILT SCH ENG 5
[4]  
Chatterjee I., ALPHA PARTICLE INDUC
[5]  
Chavali Krishna Mohan, 2017, SER SCALING TRENDS P
[6]  
Chavali Krishna Mohan, 2018, SOFT ERROR RATE PLAN
[7]   Soft error rate scaling for emerging SOI technology options [J].
Oldiges, P ;
Bernstein, K ;
Heidel, D ;
Klaasen, B ;
Cannon, E ;
Dennard, R ;
Tang, H ;
Leong, M ;
Wong, HSP .
2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, :46-47