Polyhedral-Based Compilation Framework for In-Memory Neural Network Accelerators

被引:4
作者
Han, Jianhui [1 ]
Fei, Xiang [2 ]
Li, Zhaolin [2 ]
Zhang, Youhui [2 ]
机构
[1] Tsinghua Univ, Beijing Natl Res Ctr Informat Sci & Technol, Sch Integrated Circuits, 30 Shuangqing Rd, Beijing 100084, Peoples R China
[2] Tsinghua Univ, Beijing Natl Res Ctr Informat Sci & Technol, Dept Comp Sci & Technol, 30 Shuangqing Rd, Beijing 100084, Peoples R China
基金
中国国家自然科学基金;
关键词
Polyhedral model; memristor; processing-in-memory; HARDWARE; ENERGY;
D O I
10.1145/3469847
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Memristor-based processing-in-memory architecture is a promising solution to the memory bottleneck in the neural network (NN) processing. A major challenge for the programmability of such architectures is the automatic compilation of high-level NN workloads, from various operators to the memristor-based hardware that may provide programming interfaces with different granularities. This article proposes a source-to-source compilation framework for such memristor-based NN accelerators, which can conduct automatic detection and mapping of multiple NN operators based on the flexible and rich representation capability of the polyhedral model. In contrast to previous studies, it implements support for pipeline generation to exploit the parallelism in the NN loads to leverage hardware resources for higher efficiency. The evaluation based on synthetic kernels and NN benchmarks demonstrates that the proposed framework can reliably detect and map the target operators. Case studies on typical memristor-based architectures also show its generality over various architectural designs. The evaluation further demonstrates that compared with existing polyhedral-based compilation frameworks that do not support the pipelined execution, the performance can upgrade by an order of magnitude with the pipelined execution, which emphasizes the necessity of our improvement.
引用
收藏
页数:23
相关论文
共 47 条
  • [1] Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
  • [2] Ambrosi J, 2018, 2018 IEEE INTERNATIONAL CONFERENCE ON REBOOTING COMPUTING (ICRC), P141
  • [3] Amodei D, 2016, PR MACH LEARN RES, V48
  • [4] PANTHER: A Programmable Architecture for Neural Network Training Harnessing Energy-Efficient ReRAM
    Ankit, Aayush
    El Hajj, Izzat
    Chalamalasetti, Sai Rahul
    Agarwal, Sapan
    Marinella, Matthew
    Foltin, Martin
    Strachan, John Paul
    Milojicic, Dejan
    Hwu, Wen-Mei
    Roy, Kaushik
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2020, 69 (08) : 1128 - 1142
  • [5] PUMA: A Programmable Ultra-efficient Memristor-based Accelerator for Machine Learning Inference
    Ankit, Aayush
    El Hajj, Izzat
    Chalamalasetti, Sai Rahul
    Ndu, Geoffrey
    Foltin, Martin
    Williams, R. Stanley
    Faraboschi, Paolo
    Hwu, Wen-mei
    Strachan, John Paul
    Roy, Kaushik
    Milojicic, Dejan S.
    [J]. TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), 2019, : 715 - 731
  • [6] Baghdadi R, 2019, INT SYM CODE GENER, P193, DOI [10.1109/CGO.2019.8661197, 10.5281/zenodo.2375075]
  • [7] A practical automatic polyhedral parallelizer and locality optimizer
    Bondhugula, Uday
    Hartono, Albert
    Ramanujam, J.
    Sadayappan, P.
    [J]. ACM SIGPLAN NOTICES, 2008, 43 (06) : 101 - 113
  • [8] Declarative Loop Tactics for Domain-specific Optimization
    Chelini, Lorenzo
    Zinenko, Oleksandr
    Grosser, Tobias
    Corporaal, Henk
    [J]. ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2019, 16 (04)
  • [9] Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks
    Chen, Yu-Hsin
    Emer, Joel
    Sze, Vivienne
    [J]. 2016 ACM/IEEE 43RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2016, : 367 - 379
  • [10] DaDianNao: A Machine-Learning Supercomputer
    Chen, Yunji
    Luo, Tao
    Liu, Shaoli
    Zhang, Shijin
    He, Liqiang
    Wang, Jia
    Li, Ling
    Chen, Tianshi
    Xu, Zhiwei
    Sun, Ninghui
    Temam, Olivier
    [J]. 2014 47TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), 2014, : 609 - 622