A Fully Differential Operational Transconductance Amplifier Under 40 nm Complementary Metal-Oxide-Semiconductor Logic Process

被引：6

作者：

Ning, Ning ^{[1
]}

Fan, Yang ^{[1
]}

Sui, Zhiling ^{[1
]}

Cao, Yingshuai ^{[1
]}

Wu, Shuangyi ^{[1
]}

Yu, Qi ^{[1
]}

机构：

[1] Univ Elect Sci & Technol China, State Key Lab Elect Thin Films & Integrated Devic, Chengdu 610054, Peoples R China

来源：

NANOSCIENCE AND NANOTECHNOLOGY LETTERS | 2012年 / 4卷 / 08期

关键词：

Low Voltage OTA; 40 nm CMOS Process; Low Sensitivity; Negative Resistance Load;

D O I：

10.1166/nnl.2012.1417

中图分类号：

TB3 [工程材料学];

学科分类号：

0805 ; 080502 ;

摘要：

A fully differential operational transconductance amplifier (OTA) with low-sensitivity negative resistance load (LSNDRL) is proposed under standard 40 nm logic CMOS process. With the optimized low-sensitivity negative resistance load, the gain immunity against process variation is effectively improved. Simulated with a 40 nm logic process model, the OTA shows a gain enhancement of 24 dB and the gain variation is greatly suppressed.

引用

页码：849 / 853

页数：5

共 8 条

[1] Influence of Molding Compound on Leakage Current in MOS Transistors [J].

Alam, Mohammed Aftab ;

Das, Diganta ;

Azarian, Michael H. ;

Sood, Bhanu ;

Pecht, Michael G. .

IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (07) :1054-1063

[2]

Hahn W., 2011, IEEE T ELECTRON DEV, V58, P3623

[3]

Maloberti F., 2001, ANALOG DESIGN CMOS V

[4] LINEAR CMOS TRANSCONDUCTANCE ELEMENT FOR VHF FILTERS [J].

NAUTA, B ;

SEEVINCK, E .

ELECTRONICS LETTERS, 1989, 25 (07) :448-450

[5] MATCHING PROPERTIES OF MOS-TRANSISTORS [J].

PELGROM, MJM ;

DUINMAIJER, ACJ ;

WELBERS, APG .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (05) :1433-1440

[6] Slew-Rate and Gain Enhancement in Two Stage Operational Amplifiers [J].

Perez, Aldo Pena ;

Kumar, Nithin Y. B. ;

Bonizzoni, Edoardo ;

Maloberti, Franco .

ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, :2485-2488

[7] A high gain CMOS operational amplifier with negative conductance gain enhancement [J].

Yan, J ;

Geiger, RL .

PROCEEDINGS OF THE IEEE 2002 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2002, :337-340

[8]

Yan J, 2000, PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, P502, DOI 10.1109/MWSCAS.2000.951693

← 1 →