IMPROVEMENT OF POWER EFFICIENCY AND OUTPUT VOLTAGE RIPPLE OF EMBEDDED DC-DC CONVERTERS WITH THREE STEP DOWN RATIOS

被引：3

作者：

Bhattacharyya, Kaushik ^{[1
]}

Kumar, P. V. Ratna ^{[1
]}

Mandal, Pradip ^{[1
]}

机构：

[1] IIT Kharagpur, Dept E&ECE, Kharagpur 721302, W Bengal, India

来源：

JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS | 2012年 / 21卷 / 01期

关键词：

Current regulation; embedded DC-DC converter; improvement of power efficiency; low output voltage ripple; nonoverlapped rotational time interleaving (NRTI) switching scheme; shoot through current elimination; three step down outputs; CAPACITOR; CHIP;

D O I：

10.1142/S0218126612500077

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper three embedded switched capacitor based DC-DC converters targeting Vdd/2, 2Vdd/3, and Vdd/3 output voltages have been designed with improved power efficiency and output voltage ripple. The performance of each of the converter is improved by nonoverlapped rotational time interleaving (NRTI) switching scheme. Current regulation scheme is included with each of the above NRTI switched capacitor converter to achieve better load and line regulation. The proposed converters are designed and simulated in a 0.18 mu m n-well CMOS process with the total flying capacitance of 330 pF and load capacitor of 50 pF. The capacitance values are kept within on-chip implementable range. The maximum power efficiency and the output voltage ripple of the integrated NRTI DC-DC converters targeted for Vdd/2, 2Vdd/3 and Vdd/3 output generation are 71.5% and 5 mV, 69.23% and 13.27 mV and 58.09% and 10.5 mV, respectively.

引用

页数：22

共 15 条

[1]

Allen P. E., 2009, CMOS ANALOG CIRCUIT, P294

[2]

Bhattacharyya K., 2011, THESIS INDIAN I TECH, P112

[3] Embedded Hybrid DC-DC Converter with Improved Power Efficiency [J].

Bhattacharyya, Kaushik ;

Kumar, P. V. Ratna ;

Mandal, Pradip .

2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, :945-948

[4] A low voltage, low ripple, on chip, dual switch-capacitor based hybrid DC-DC converter [J].

Bhattacharyya, Kaushik ;

Mandal, Pradip .

21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2008, :661-666

[5] Switched-Capacitor Based Buck Converter Design Using Current Limiter [J].

Das, Tamal ;

Mandal, Pradip .

JOURNAL OF LOW POWER ELECTRONICS, 2009, 5 (03) :265-278

[6]

Kumar PVR, 2009, I SYMPOS LOW POWER E, P81

[7]

Le Hanh-Phuc, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P210, DOI 10.1109/ISSCC.2010.5433981

[8] Switching noise and shoot-through current reduction techniques for switched-capacitor voltage doubler [J].

Lee, H ;

Mok, PKT .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (05) :1136-1146

[9] An SC voltage doubler with pseudo-continuous output regulation using a three-stage switchable opamp [J].

Lee, Hoi ;

Mok, Philip K. T. .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (06) :1216-1229

[10] Robust multiple-phase switched-capacitor DC-DC power converter with digital interleaving regulation scheme [J].

Ma, Dongsheng ;

Luo, Feng .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (06) :611-619

← 1 2 →