Reliability Improvement of Gate-All-Around Junctionless SONOS Memory by Joule Heat From Inherent Nanowire Current

被引:2
作者
Lee, Jung-Woo [1 ]
Han, Joon-Kyu [1 ]
Kim, Myung-Su [1 ]
Yu, Ji-Man [1 ]
Jung, Jin-Woo [1 ]
Yun, Seong-Yun [1 ]
Choi, Yang-Kyu [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Sch Elect Engn, Daejeon 34141, South Korea
基金
新加坡国家研究基金会;
关键词
Border trap ( Nbt); bulk trap ( Nbulk); electrothermal; annealing (ETA); endurance; gate-all-around (GAA); Joule heat; junctionless (JL); low-frequency noise (LFN); silicon channel (S); tunneling oxide (O); charge trap nitride (N); blocking oxide (O); and poly silicon gate (S) (SONOS); stress-induced leakage current (SILC); DATA RETENTION CHARACTERISTICS; THERMAL-CONDUCTIVITY; SILICON; STRESS; DEGRADATION; GENERATION; DEUTERIUM; NITROGEN; OXIDE;
D O I
10.1109/TED.2022.3209646
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Endurance to cyclic program/erase (P/E) was experimentally improved by Joule heat from inherent nanowire current I-nanowire in a gate-all-around (GAA)-based junctionless (JL) silicon channel (S), tunneling oxide (O), charge trap nitride (N), blocking oxide (O), and poly-silicon gate (S) (SONOS) flash memory. Bulk conduction in the JL structure is favorable to flow I-nanowire across a source and a drain to generate Joule heat for electro-thermal annealing (ETA). Increased temperature ( T ) arising from Joule heat was utilized to cure the damage caused by iterative P/E operations. To quantitatively evaluate the level of induced damage by P/E cycling and cured damage by Joule heat, border trap density (N-bt ) in a tunneling oxide was analyzed through low-frequency noise (LFN) measurements. Stress-induced leakage current (SILC), which is related to bulk trap density ( N-bulk ), was measured and compared before and after ETA. The operation-induced damage was mostly recovered by ETA, which does not require any structural change to drive Joule heat or to make an extra nanoheater.
引用
收藏
页码:6133 / 6138
页数:6
相关论文
共 39 条
[1]  
[Anonymous], 2014, PROC S VLSI TECHNOL, DOI DOI 10.1109/VLSIT
[2]  
[Anonymous], 2015, COMSOL Multiphysics
[3]   Thermal conduction in doped single-crystal silicon films [J].
Asheghi, M ;
Kurabayashi, K ;
Kasnavi, R ;
Goodson, KE .
JOURNAL OF APPLIED PHYSICS, 2002, 91 (08) :5079-5088
[4]   Silicon Nanowire GAA-MOSFET: a Workhorse in Nanotechnology for Future Semiconductor Devices [J].
Bhol, Krutideepa ;
Jena, Biswajit ;
Nanda, Umakanta .
SILICON, 2022, 14 (07) :3163-3171
[5]   Localized charge injection through the gate oxide over gate-drain overlap region: Mechanism, device dependence, and application for device diagnostics [J].
Brozek, T ;
Sridharan, A ;
Werking, J ;
Chan, YD ;
Viswanathan, CR .
IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, :869-872
[6]   Controlling short-channel effects in deep-submicron SOI MOSFETs for improved reliability: A review [J].
Chaudhry, A ;
Kumar, MJ .
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2004, 4 (01) :99-109
[7]   Improved Erasing Speed in Junctionless Flash Memory Device by HfO2/Si3N4 Stacked Trapping Layer [J].
Chen, Chun-Yuan ;
Chang-Liao, Kuei-Shu ;
Wu, Kuen-Te ;
Wang, Tien-Ko .
IEEE ELECTRON DEVICE LETTERS, 2013, 34 (08) :993-995
[8]  
Choi ES, 2012, 2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM)
[9]   Nonvolatile Memory by All-Around-Gate Junctionless Transistor Composed of Silicon Nanowire on Bulk Substrate [J].
Choi, Sung-Jin ;
Moon, Dong-Il ;
Kim, Sungho ;
Ahn, Jae-Hyuk ;
Lee, Jin-Seong ;
Kim, Jee-Yeon ;
Choi, Yang-Kyu .
IEEE ELECTRON DEVICE LETTERS, 2011, 32 (05) :602-604
[10]  
De Blauwe J., 1996, ESSDERC'96. Proceedings of the 26th European Solid State Device Research Conference, P361