A novel source material engineered double gate tunnel field effect transistor for radio frequency integrated circuit applications

被引:12
作者
Dassi, Minaxi [1 ]
Madan, Jaya [2 ]
Pandey, Rahul [2 ]
Sharma, Rajnish [2 ]
机构
[1] Chitkara Univ, Sch Engn & Technol, Solan, Himachal Prades, India
[2] Chitkara Univ, Inst Engn & Technol, VLSI Ctr Excellence, Rajpura, Punjab, India
关键词
source material engineering; staggered type-II heterojunction; magnesium silicide; power gains; admittance parameters; linearity and distortion; tunnel field effect transistor; INTERFACE-TRAP CHARGES; PERFORMANCE; FET; TFET; MG2SI; OPTIMIZATION; SUBTHRESHOLD; DESIGN; IMPACT; GROWTH;
D O I
10.1088/1361-6641/abaa5b
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Tunnel field effect transistors (TFETs) have proved their potential for many possible electronic circuit applications. However, with the variety of TFET structures being worked upon it has been an unresolved challenge to optimize them for the applications to which they are best suited. In this paper we present a detailed comparative analysis of the linearity distortion and the radiofrequency (RF) performance parameters of a proposed heterojunction Mg2Si source double gate TFET (HMSDG-TFET) and a conventional homojunction Si source DG-TFET (SSDG-TFET). A source material engineering scheme is utilized to implement a staggered type 2 heterojunction at the source-channel junction by replacing the source material with Mg2Si (a low band gap material) to enhance the ON current (2.5 x 10(-4)A mu m(-1)), reduce the threshold voltage (0.26 V) and achieve a steeper subthreshold swing (10.05 mV decade(-1)). For linearity and distortion analysis, the figure of merit (FOM)-like higher-order transconductances, second- and third-order voltage intercepts, third-order intercept point, third-order intermodulation distortion, zero crossover point, 1 dB compression point, second-order harmonic distortion, third order harmonic distortion and total harmonic distortion have been examined. To portray the possible application of devices under consideration for RF integrated circuit applications, both structures are investigated for RF FOMs such as power gains,cutoff frequency (f(T)), maximum oscillation frequency (F-max) and admittance parameters. Investigations carried out using a Silvaco ATLAS device simulator tool revealed that with f(T)approximately three orders higher (0.49 THz) andF(max)approximately two orders higher (0.9 THz) than that of a SSDG-TFET, the HMSDG-TFET is an appropriate candidate for use in high-frequency, high-linearity, low-distortion and low-power analog/RF applications.
引用
收藏
页数:12
相关论文
共 50 条
[41]   Analog performance of double gate junctionless tunnel field effect transistor [J].
Akram, M. W. ;
Ghosh, Bahniman .
JOURNAL OF SEMICONDUCTORS, 2014, 35 (07)
[42]   A novel recessed-source negative capacitance gate-all-around tunneling field effect transistor for low-power applications [J].
Wei, Weijie ;
Lu, Weifeng ;
Han, Ying ;
Zhang, Caiyun ;
Chen, Dengke .
MICROELECTRONICS JOURNAL, 2024, 145
[43]   Double Gate Tunnel Field Effect Transistor with Extended Source Structure and Impact Ionization Enhanced Current [J].
Kumar, Deepak ;
Jain, Prateek .
INTELLIGENT COMMUNICATION, CONTROL AND DEVICES, ICICCD 2017, 2018, 624 :973-980
[44]   A high performance gate engineered charge plasma based tunnel field effect transistor [J].
Faisal Bashir ;
Sajad A. Loan ;
M. Rafat ;
Abdul Rehman M. Alamoud ;
Shuja A. Abbasi .
Journal of Computational Electronics, 2015, 14 :477-485
[45]   A Novel Double Gate Tunnel Field Effect Transistor with 9 mV/dec Average Subthreshold Slope [J].
Marjani, Saeid ;
Hosseini, Seyed Ebrahim .
2014 22ND IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2014, :399-402
[46]   Impact of tunnel gate process variations on analog/radio frequency (microwave) and small signal parameters of hetero-material tunneling interfaced charge plasma junctionless tunnel field effect transistor [J].
Sharma, Samriti ;
Chaujar, Rishu .
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2022, 50 (10) :3626-3641
[47]   Characterization and modeling of dual material double gate tunnel field effect transistor using superposition approximation method [J].
Jossy, A. Maria ;
Vigneswaran, T. ;
Malarvizhi, S. ;
Nagarajan, K. K. .
CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2019, 31 (14)
[48]   Interface trap-induced radiofrequency and low-frequency noise analysis under temperature variation of a heterostacked source L-gate tunnel field effect transistor [J].
Das, Debika ;
Chakraborty, Ujjal ;
Borah, Pranjal .
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2024, 39 (08)
[49]   Investigation of the Electrical Parameters in a Partially Extended Ge-Source Double-Gate Tunnel Field-Effect Transistor (DG-TFET) [J].
Singh, Omendra Kr ;
Dhandapani, Vaithiyanathan ;
Kaur, Baljit .
JOURNAL OF ELECTRONIC MATERIALS, 2024, 53 (06) :2999-3012
[50]   Performance Analysis of Double Gate Junctionless Tunnel Field Effect Transistor: RF Stability Perspective [J].
Raju, Veerati ;
Sivasankaran, K. .
INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2019, 10 (11) :529-537