A novel source material engineered double gate tunnel field effect transistor for radio frequency integrated circuit applications

被引:12
作者
Dassi, Minaxi [1 ]
Madan, Jaya [2 ]
Pandey, Rahul [2 ]
Sharma, Rajnish [2 ]
机构
[1] Chitkara Univ, Sch Engn & Technol, Solan, Himachal Prades, India
[2] Chitkara Univ, Inst Engn & Technol, VLSI Ctr Excellence, Rajpura, Punjab, India
关键词
source material engineering; staggered type-II heterojunction; magnesium silicide; power gains; admittance parameters; linearity and distortion; tunnel field effect transistor; INTERFACE-TRAP CHARGES; PERFORMANCE; FET; TFET; MG2SI; OPTIMIZATION; SUBTHRESHOLD; DESIGN; IMPACT; GROWTH;
D O I
10.1088/1361-6641/abaa5b
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Tunnel field effect transistors (TFETs) have proved their potential for many possible electronic circuit applications. However, with the variety of TFET structures being worked upon it has been an unresolved challenge to optimize them for the applications to which they are best suited. In this paper we present a detailed comparative analysis of the linearity distortion and the radiofrequency (RF) performance parameters of a proposed heterojunction Mg2Si source double gate TFET (HMSDG-TFET) and a conventional homojunction Si source DG-TFET (SSDG-TFET). A source material engineering scheme is utilized to implement a staggered type 2 heterojunction at the source-channel junction by replacing the source material with Mg2Si (a low band gap material) to enhance the ON current (2.5 x 10(-4)A mu m(-1)), reduce the threshold voltage (0.26 V) and achieve a steeper subthreshold swing (10.05 mV decade(-1)). For linearity and distortion analysis, the figure of merit (FOM)-like higher-order transconductances, second- and third-order voltage intercepts, third-order intercept point, third-order intermodulation distortion, zero crossover point, 1 dB compression point, second-order harmonic distortion, third order harmonic distortion and total harmonic distortion have been examined. To portray the possible application of devices under consideration for RF integrated circuit applications, both structures are investigated for RF FOMs such as power gains,cutoff frequency (f(T)), maximum oscillation frequency (F-max) and admittance parameters. Investigations carried out using a Silvaco ATLAS device simulator tool revealed that with f(T)approximately three orders higher (0.49 THz) andF(max)approximately two orders higher (0.9 THz) than that of a SSDG-TFET, the HMSDG-TFET is an appropriate candidate for use in high-frequency, high-linearity, low-distortion and low-power analog/RF applications.
引用
收藏
页数:12
相关论文
共 50 条
[31]   Modified Gate Oxide Double Gate Tunnel Field-Effect Transistor [J].
Karmakar, Priyanka ;
Sahu, P. K. .
SILICON, 2022, 14 (12) :6729-6736
[32]   Radio frequency/analog and linearity performance of a junctionless double gate metal-oxide-semiconductor field-effect transistor [J].
Baral, Biswajit ;
Biswal, Sudhansu Mohan ;
De, Debashis ;
Sarkar, Angsuman .
SIMULATION-TRANSACTIONS OF THE SOCIETY FOR MODELING AND SIMULATION INTERNATIONAL, 2017, 93 (11) :985-993
[33]   Gate-on-germanium source tunnel field-effect transistor enabling sub-0.5-V operation [J].
Mallik, Abhijit ;
Chattopadhyay, Avik ;
Omura, Yasuhisa .
JAPANESE JOURNAL OF APPLIED PHYSICS, 2014, 53 (10)
[34]   Analytical modelling of dielectric engineered strained dual-material double-gate-tunnelling field effect transistor [J].
Dash, Dinesh Kumar ;
Saha, Priyanka ;
Sarkar, Subir Kumar .
IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (07) :1039-1048
[35]   Quantization, gate dielectric and channel length effect in double-gate tunnel field-effect transistor [J].
Mondol, Kalyan ;
Hasan, Mehedi ;
Siddique, Abdul Hasib ;
Islam, Sharnali .
RESULTS IN PHYSICS, 2022, 34
[36]   A Novel Approach of PNPN Dual Metal Double Gate Tunnel Field Effect Transistor for Improving DC Characteristics [J].
Baronia, Sagar ;
Nigam, Kaushal ;
Sharma, Dheeraj ;
Raad, Bhagwan Ram ;
Kondekar, Pravin .
PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2016, :44-47
[37]   TCAD simulation of a double L-shaped gate tunnel field-effect transistor with a covered source channel [J].
Xie, Haiwu ;
Liu, Hongxia ;
Han, Tao ;
Li, Wei ;
Chen, Shupeng ;
Wang, Shulong .
MICRO & NANO LETTERS, 2020, 15 (04) :272-276
[38]   Simulation Study of the Double-Gate Tunnel Field-Effect Transistor with Step Channel Thickness [J].
Zhang, Maolin ;
Guo, Yufeng ;
Zhang, Jun ;
Yao, Jiafei ;
Chen, Jing .
NANOSCALE RESEARCH LETTERS, 2020, 15 (01)
[39]   Analog performance of double gate junctionless tunnel field effect transistor [J].
M.W.Akram ;
Bahniman Ghosh .
Journal of Semiconductors, 2014, (07) :41-45
[40]   Double-gate tunnel field-effect transistor: Gate threshold voltage modeling and extraction [J].
Li Yu-chen ;
Zhang He-ming ;
Hu Hui-yong ;
Zhang Yu-ming ;
Wang Bin ;
Zhou Chun-yu .
JOURNAL OF CENTRAL SOUTH UNIVERSITY, 2014, 21 (02) :587-592