Low-Voltage Low-Power CMOS Rail-to-Rail Voltage-to-Current Converters

被引：24

作者：

Azcona, Cristina ^{[1
]}

Calvo, Belen ^{[1
]}

Celma, Santiago ^{[1
]}

Medrano, Nicolas ^{[1
]}

Martinez, Pedro A. ^{[1
]}

机构：

[1] Univ Zaragoza, Elect Design Grp I3A, E-50009 Zaragoza, Spain

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS | 2013年 / 60卷 / 09期

关键词：

CMOS analog integrated circuits; converters; low power design; CHIP;

D O I：

10.1109/TCSI.2013.2244432

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents three compact CMOS voltage-to-current converters based on OTA/common-source configurations, which attain rail-to-rail input-output operation. The three converters present a high impedance input node while provide a highly linear V-I relationship over a (-40, +120 degrees C) temperature range with a maximum transconductance temperature coefficient of 175 ppm/degrees C. Measurement results for 1.2-V 0.18-mu m CMOS implementations confirm rail-to-rail operation with bandwidths of up to 14.5 MHz and THD of up to -50 dB for 1 V-pp at 100 kHz, active areas below 0.0145 mu m(2) and power consumption below 85 mu W, which make these basic building blocks suitable for portable applications.

引用

页码：2333 / 2342

页数：10

共 14 条

[1] Using Floating Gate and Quasi-Floating Gate Techniques for Rail-to-Rail Tunable CMOS Transconductor Design
Algueta Miguel, Jose Maria
Lopez-Martin, Antonio J.
Acosta, Lucia
Ramirez-Angulo, Jaime
Gonzalez Carvajal, Ramon
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (07) : 1604 - 1614
[2] [Anonymous], 2007, ELECT LETT
[3] Azcona C., 2011, 2011 European Conference on Circuit Theory and Design (ECCTD 2011), P182, DOI 10.1109/ECCTD.2011.6043312
[4] Highly-linear rail-to-rail 1.2 V-0.18 μm CMOS V-I converter
Azcona, C.
Calvo, B.
Celma, S.
Medrano, N.
[J]. ELECTRONICS LETTERS, 2011, 47 (18) : 1018 - U1550
[5] 12-b Enhanced Input Range On-Chip Quasi-Digital Converter With Temperature Compensation
Azcona, C.
Calvo, B.
Medrano, N.
Bayo, A.
Celma, S.
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2011, 58 (03) : 164 - 168
[6] Azcona C., 2012, THESIS U ZARAGOZA ZA
[7] BAKER RJ, 1998, CIRCUIT DESIGN LAYOU
[8] A Digitally Calibrated CMOS Transconductor With a 100-MHz Bandwidth and 75-dB SFDR
Chang, Soon-Jyh
Lin, Ying-Zu
Liu, Yen-Ting
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (11) : 1089 - 1093
[9] Low-voltage MOS linear transconductor/squarer and four-quadrant multiplier for analog VLSI
Demosthenous, A
Panovic, M
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (09) : 1721 - 1731
[10] Process-independent resistor temperature-coefficients using series/parallel and parallel/series composite resistors
Gregoire, B. Robert
Moon, Un-Ku
[J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 2826 - 2829

← 1 2 →