Effects of interstitial oxygen defects at HfOxNy/Si interface on electrical characteristics of MOS devices

被引:18
作者
Cheng, CL [1 ]
Lu, CY
Chang-Liao, KS
Huang, CH
Wang, SH
Wang, TK
机构
[1] Natl Formosa Univ, Inst Mech & Electro Mech Engn, Yunlin, Taiwan
[2] Natl Tsing Hua Univ, Dept Engn & Syst Sci, Hsinchu 300, Taiwan
关键词
defect generation rate; denuded zone; electrical characteristic; HfOxNy; interface trap density; interstitial oxygen defects; MOS; stress-induced leakage current (SILC); SiOxNy;
D O I
10.1109/TED.2005.860660
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Effects of the defects at high-n dielectric/Si interface on the electrical characteristics of MOS devices are important issues. To study these issues, a low defect (denuded zone) at Si surface was formed by a high-temperature annealing in hydrogen atmosphere in this paper. Our results reveal that HfOxNy demonstrates significant improvement on the electrical properties of MOS devices due to its low amount of the interstitial oxygen [O-i] and the crystal-originated particles defects as well as small surface roughness at HfOxNy/Si interface. The current-conduction mechanism of the HfOxNy film at the low- and high-electrical field and high-temperature (T > 100 degrees C) is dominated by Schottky emission and Frenkel-Poole (FP) emission, respectively. The trap energy level involved in FP conduction was estimated to be around 0.5 eV Reduced gate leakage current, stress-induced leakage current and defect generation rate, attributable to the reduction of defects at HfOxNy/Si interface, were observed for devices with denuded zone. The variable rise and fall time bipolar-pulse-induced current technique was used to determine the energy distribution of interface trap density (D-it). The results exhibit that relatively low Dit can be attributed to the reduction of defects at Si surface. By using denuded zone at the Si surface, HfOxNy. has demonstrated significant improvement on electrical properties as compared to SiOxNy.
引用
收藏
页码:63 / 70
页数:8
相关论文
共 26 条
[1]   CONDUCTION MECHANISMS IN SPUTTERED TA2O5 ON SI WITH AN INTERFACIAL SIO2 LAYER [J].
BANERJEE, S ;
SHEN, B ;
CHEN, I ;
BOHLMAN, J ;
BROWN, G ;
DOERING, R .
JOURNAL OF APPLIED PHYSICS, 1989, 65 (03) :1140-1146
[2]   QUANTITATIVE-DETERMINATION OF HIGH-TEMPERATURE OXYGEN MICROPRECIPITATES IN CZOCHRALSKI SILICON BY MICRO-FOURIER TRANSFORM INFRARED-SPECTROSCOPY [J].
BORGHESI, A ;
GEDDO, M ;
PIVAC, B ;
SASSELLA, A ;
STELLA, A .
APPLIED PHYSICS LETTERS, 1991, 58 (19) :2099-2101
[3]   Neutron intrinsic gettering on electrical property of gate oxynitride in metal-oxide-Si capacitor [J].
Chang-Liao, KS ;
Yi, NK ;
Huang, JG .
APPLIED PHYSICS LETTERS, 2000, 76 (19) :2770-2772
[4]   Interfacial and bulk properties of zirconium dioxide as a gate dielectric in metal-insulator-semiconductor structures and current transport mechanisms [J].
Chim, WK ;
Ng, TH ;
Koh, BH ;
Choi, WK ;
Zheng, JX ;
Tung, CH ;
Du, AY .
JOURNAL OF APPLIED PHYSICS, 2003, 93 (08) :4788-4793
[5]  
Degraeve R., 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318), P327, DOI 10.1109/IEDM.1999.824162
[6]  
FUJIOKA H, QMCV SIMULATOR
[7]   EVALUATION OF Q(BD) FOR ELECTRONS TUNNELING FROM THE SI/SIO2 INTERFACE COMPARED TO ELECTRON-TUNNELING FROM THE POLY-SI/SIO2 INTERFACE [J].
GONG, SS ;
BURNHAM, ME ;
THEODORE, ND ;
SCHRODER, DK .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (07) :1251-1257
[8]   Comparison of high temperature annealed Czochralski silicon wafers and epitaxial wafers [J].
Graf, D ;
Lambert, U ;
Brohl, M ;
Ehlert, A ;
Wahlich, R ;
Wagner, P .
MATERIALS SCIENCE AND ENGINEERING B-SOLID STATE MATERIALS FOR ADVANCED TECHNOLOGY, 1996, 36 (1-3) :50-54
[9]   THE SI-SIO2 INTERFACE - CORRELATION OF ATOMIC-STRUCTURE AND ELECTRICAL-PROPERTIES [J].
HAHN, PO ;
HENZLER, M .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A, 1984, 2 (02) :574-583
[10]  
Hauser JR, 1998, AIP CONF PROC, V449, P235