Double Patterning for 56 nm Pitch Test Designs Using Inverse Lithography

被引:0
|
作者
Thuc Dam [1 ]
Gleason, Robert [1 ]
Rissman, Paul [1 ]
Sinn, Robert [1 ]
机构
[1] Luminescent Technol Inc, Palo Alto, CA USA
来源
PHOTOMASK TECHNOLOGY 2011 | 2011年 / 8166卷
关键词
Double patterning; inverse lithography; immersion lithography; source mask optimization;
D O I
10.1117/12.900852
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The ITRS roadmap(1) lists double patterning 193 nm immersion exposure with inverse lithography as the likely solution through the 22 nm half pitch generation. Three different patterns, scaled to 56 nm pitch, were explored using inverse lithography.(2,3) The patterns are a trim mask design adapted from Schenker, et al.(4), a bit line design published by Pyo, et al.(5) and a metal layer design published by Lucas, et al.(6). A free form gray scale illuminator was determined for each pattern. Good results were obtained for the trim mask design with a process variation of less than 8 nm for 50 nm of defocus and MEEF less than 6. The bit line design had to be modified from the published version which increased the pattern area by 18.8%. For this pattern there was a maximum process variation of 11 nm for 50 nm of defocus and MEEF less than 14. The metal layer design had to be modified which increased the pattern area by 2.6%. With these changes there was a maximum process variation of 8.4 nm for 50 nm of defocus and MEEF less than 7.
引用
收藏
页数:8
相关论文
共 50 条
  • [1] 45nm and 32nm half-pitch patterning with 193nm dry lithography and double patterning
    Dai, Huixiong
    Bencher, Chris
    Chen, Yongmei
    Woo, Hyungje
    Ngai, Chris
    Xu, Xumou
    OPTICAL MICROLITHOGRAPHY XXI, PTS 1-3, 2008, 6924
  • [2] Double exposure and double patterning studies with inverse lithography
    Kim, Sang-Kon
    MICROPROCESSES AND NANOTECHNOLOGY 2007, DIGEST OF PAPERS, 2007, : 80 - 81
  • [3] Addressing 32nm half-pitch challenges with double-patterning lithography
    Monahan, Kevin M.
    SOLID STATE TECHNOLOGY, 2006, 49 (12) : 28 - +
  • [4] Half pitch 14nm direct patterning with Nanoimprint Lithography
    Kono, Takuya
    Hatano, Masayuki
    Tokue, Hiroshi
    Kato, Hirokazu
    Fukuhara, Kazuya
    Nakasugi, Tetsuro
    NOVEL PATTERNING TECHNOLOGIES FOR SEMICONDUCTORS, MEMS/NEMS, AND MOEMS 2019, 2019, 10958
  • [5] Improving 130 nm Node Patterning Using Inverse Lithography Techniques For An Analog Process
    Duan, Can
    Jessen, Scott
    Ziger, David
    Watanabe, Mizuki
    Prins, Steve
    Ho, Chi-Chien
    Shu, Jing
    OPTICAL MICROLITHOGRAPHY XXXI, 2018, 10587
  • [6] Advanced metrology for the 14 nm node double patterning lithography
    Carau, D.
    Bouyssou, R.
    Dezauzier, C.
    Besacier, M.
    Gourgon, C.
    OPTICAL MICRO- AND NANOMETROLOGY V, 2014, 9132
  • [7] Challenges of 29nm Half-Pitch NAND FLASH STI Patterning with 193nm Dry Lithography and Self-Aligned Double Patterning
    Chiu, M. C.
    Lin, Benjamin Szu-Min
    Tsai, M. F.
    Chang, Y. S.
    Yeh, M. H.
    Ying, T. H.
    Ngai, Chris
    Jin, Jaklyn
    Yuen, Stephen
    Huang, Sem
    Chen, Yongmei
    Miao, Liyan
    Tai, Kevin
    Conley, Amiad
    Liu, Ian
    LITHOGRAPHY ASIA 2008, 2008, 7140
  • [8] A Mask Generation Approach to Double Patterning Technology with Inverse Lithography
    Kim, Sang-Kon
    Oh, Hye-Keun
    Jung, Young-Dae
    An, Ilsin
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (11) : 8333 - 8337
  • [9] Patterning 220nm pitch DRAM patterns by using double mask exposure
    Nam, D
    Seong, N
    Cho, H
    Moon, J
    Lee, S
    OPTICAL MICROLITHOGRAPHY XIII, PTS 1 AND 2, 2000, 4000 : 283 - 292
  • [10] 56 nm pitch Cu dual-damascene interconnects with self-aligned via using negative-tone development Lithography-Etch-Lithography-Etch patterning scheme
    Loquet, Yannick
    Mignot, Yann
    Waskiewicz, Christopher
    Chen, James Hsueh-Chung
    Sankarapandian, Muthumanickam
    Chen, Shyng-Tsong
    Flaitz, Philip
    Tomizawa, Hideyuki
    Tseng, Chia-Hsun
    Beard, Marcy
    Morris, Bryan
    Kleemeier, Walter
    Liniger, E.
    Spooner, Terry
    MICROELECTRONIC ENGINEERING, 2013, 107 : 138 - 144