Low Voltage Operating 2D MoS2Ferroelectric Memory Transistor with Hf1-xZrxO2Gate Structure

被引:41
作者
Zhang, Siqing [1 ]
Liu, Yan [1 ]
Zhou, Jiuren [1 ]
Ma, Meng [1 ]
Gao, Anyuan [2 ]
Zheng, Binjie [2 ]
Li, Lingfei [2 ]
Su, Xin [2 ]
Han, Genquan [1 ]
Zhang, Jincheng [1 ]
Shi, Yi [2 ]
Wang, Xiaomu [2 ]
Hao, Yue [1 ]
机构
[1] Xidian Univ, Sch Microelect, Wide Bandgap Semicond Technol Disciplines State K, Xian 710071, Peoples R China
[2] Nanjing Univ, Sch Elect Sci & Engn, Nanjing 210023, Jiangsu, Peoples R China
来源
NANOSCALE RESEARCH LETTERS | 2020年 / 15卷 / 01期
基金
中国国家自然科学基金;
关键词
Nonvolatile memory; Ferroelectric; MoS2; 2D; Field-effect transistor; HZO; NEGATIVE-CAPACITANCE; DIFFERENTIAL RESISTANCE; TECHNOLOGY; HYSTERESIS; PFETS;
D O I
10.1186/s11671-020-03384-z
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
Ferroelectric field effect transistor (FeFET) emerges as an intriguing non-volatile memory technology due to its promising operating speed and endurance. However, flipping the polarization requires a high voltage compared with that of reading, impinging the power consumption of writing a cell. Here, we report a CMOS compatible FeFET cell with low operating voltage. We engineer the ferroelectric Hf1-xZrxO2(HZO) thin film to form negative capacitance (NC) gate dielectrics, which generates a counterclock hysteresis loop of polarization domain in the few-layered molybdenum disulfide (MoS2) FeFET. The unstabilized negative capacitor inherently supports subthermionic swing rate and thus enables switching the ferroelectric polarization with the hysteresis window much less than half of the operating voltage. The FeFET shows a high on/off current ratio of more than 10(7)and a counterclockwise memory window (MW) of 0.1 V at a miminum program (P)/erase (E) voltage of 3 V. Robust endurance (10(3) cycles) and retention (10(4) s) properties are also demonstrated. Our results demonstrate that the HZO/MoS(2)ferroelectric memory transistor can achieve new opportunities in size- and voltage-scalable non-volatile memory applications.
引用
收藏
页数:9
相关论文
共 61 条
[1]   Proposal for Capacitance Matching in Negative Capacitance Field-Effect Transistors [J].
Agarwal, Harshit ;
Kushwaha, Pragya ;
Lin, Yen-Kai ;
Kao, Ming-Yen ;
Liao, Yu-Hung ;
Dasgupta, Avirup ;
Salahuddin, Sayeef ;
Hu, Chenming .
IEEE ELECTRON DEVICE LETTERS, 2019, 40 (03) :463-466
[2]   Engineering Negative Differential Resistance in NCFETs for Analog Applications [J].
Agarwal, Harshit ;
Kushwaha, Pragya ;
Duarte, Juan Pablo ;
Lin, Yen-Kai ;
Sachid, Angada B. ;
Kao, Ming-Yen ;
Chang, Huan-Lin ;
Salahuddin, Sayeef ;
Hu, Chenming .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (05) :2033-2039
[3]   Ferroelectricity in hafnium oxide thin films [J].
Boescke, T. S. ;
Mueller, J. ;
Braeuhaus, D. ;
Schroeder, U. ;
Boettger, U. .
APPLIED PHYSICS LETTERS, 2011, 99 (10)
[4]  
Brewer JE, 2008, IEEE PR SER POWER, P1
[5]  
Chung W, 2017, INT EL DEVICES MEET
[6]   Design and performance enhancement of doping-less field effect transistor with the help of negative capacitance technique [J].
Gajal, Lubna ;
Kumar, Naveen ;
Amin, S. Intekhab ;
Anand, Sunny .
APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2020, 126 (01)
[7]   Why Is FE-HfO2 More Suitable Than PZT or SBT for Scaled Nonvolatile 1-T Memory Cell? A Retention Perspective [J].
Gong, Nanbo ;
Ma, Tso-Ping .
IEEE ELECTRON DEVICE LETTERS, 2016, 37 (09) :1123-1126
[8]   Device-Circuit Analysis of Ferroelectric FETs for Low-Power Logic [J].
Gupta, Shreya ;
Steiner, Mark ;
Aziz, Ahmedullah ;
Narayanan, Vijaykrishnan ;
Datta, Suman ;
Gupta, Sumeet Kumar .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (08) :3092-3100
[9]  
Hong YK, 2007, VLSI TECHN S IEEE
[10]   Lowered operation voltage in Pt/SBi2Ta2O9/HfO2/Si ferroelectric-gate field-effect transistors by oxynitriding Si [J].
Horiuchi, Takeshi ;
Takahashi, Mitsue ;
Li, Qiu-Hong ;
Wang, Shouyu ;
Sakai, Shigeki .
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2010, 25 (05)