AN OPTIMIZED ARCHITECTURE FOR DYNAMIC RECONFIGURABLE FIR FILTER IN SPEECH PROCESSING

被引:0
作者
Padmapriya, S. [1 ]
Prabha, V. Lakshmi [2 ]
机构
[1] Govt Coll Technol, Dept ECE, Coimbatore 641013, Tamil Nadu, India
[2] Govt Coll Technol, Coimbatore 641013, Tamil Nadu, India
关键词
Reconfigurable design; Digital signal processing; Speech signal processing; Finite impulse response filter; Area optimization; Low power design; LOW-POWER; IMPLEMENTATION; ELIMINATION; ALGORITHM; EFFICIENT;
D O I
10.22452/mjcs.vol31no2.5
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this paper, we have proposed a Dynamic Reconfiguration Scheme (DRS) for the FIR filter in which the existing multiplier of the FIR filter is replaced by the proposed Estimation Distribution Multiplier Blocks (EDMB). The important aspect of the proposed DRS is that it provides an efficient area and power optimization while implementing in hardware. To ensure the versatility of the proposed method and to further evaluate the performance and correctness of the structure in terms of area and power consumption, we have implemented the hardware in Xilinx Virtex 7 Field Programmable Gate Array (FPGA) device and synthesized with Cadence RTL Compiler using TSMC 180 nm standard cell library. The experimental analysis of the proposed reconfigurable design approach takes speech signal as the benchmark input. The analysis shows that the proposed technique is better when compared to the existing reconfiguration techniques with 43.60% power savings and 6.34% area reduction.
引用
收藏
页码:155 / 174
页数:20
相关论文
共 39 条
[1]  
[Anonymous], 2014, VIRTEX 7 FPGA DATA S
[2]  
Cadence, 2008, ENC US GUID VERS 6
[3]  
Chen J., 2015, IEEE T COMPUT AID D, V62, P1844
[4]  
Chen J., 2009, IEEE T CIRCUITS-I, V28, P224
[5]   A low-power digit-based reconfigurable FIR filter [J].
Chen, Kuan-Hung ;
Chiueh, Tzi-Dar .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (08) :617-621
[6]  
Demirsoy SS, 2004, CONF REC ASILOMAR C, P461
[7]  
Garcia A. L., 2009, PROBABILITY STATICS
[8]   A difference based adder graph heuristic for multiple constant multiplication problems [J].
Gustafsson, Oscar .
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, :1097-1100
[9]   Subexpression sharing in filters using canonic signed digit multipliers [J].
Hartley, RI .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1996, 43 (10) :677-688
[10]  
Hentschel T., 1999, CDMA TECHNIQUES 3 GE, P257, DOI [10.1007/978-1-4615-5103-4_10, DOI 10.1007/978-1-4615-5103-410]