Reducing the effects of component mismatch by using relative size information

被引：2

作者：

Gregoire, B. Robert ^{[1
]}

Moon, Un-Ku ^{[1
]}

机构：

[1] Oregon State Univ, Corvallis, OR 97331 USA

来源：

PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10 | 2008年

关键词：

D O I：

10.1109/ISCAS.2008.4541467

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper shows how the relative size of components can be used to increase matching performance - saving orders of magnitude in component area. The relative size information can be found by ordering the elements from smallest to largest A circuit to do this is described. Properties of ordered devices are summarized. Improvements are quantified for simple feedback circuits and matched devices constructed from ordered sub-elements. The INL of a 17-level D/A converter is simulated, and the methods are shown to increase linearity by 5 bits.

引用

收藏

页码：512 / 515

页数：4

相关论文

共 10 条

[1] A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter [J].

Abo, AM ;

Gray, PR .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (05) :599-606

[2] Linearity enhancement of multibit Delta Sigma and D/A converters using data weighted averaging [J].

Baird, RT ;

Fiez, TS .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (12) :753-762

[3]

Balakrishnan N., 1991, ORDER STAT INFERENCE

[4] A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR [J].

Chiu, Y ;

Gray, PR ;

Nikolic, B .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (12) :2139-2151

[5] Switching sequence optimization for gradient error compensation in thermometer-decoded DAC arrays [J].

Cong, YH ;

Geiger, RL .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (07) :585-595

[6] A sub 1-V constant Gm-C switched-capacitor current source [J].

Gregoire, B. Robert ;

Moon, Un-Ku .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (03) :222-226

[7] DIGITAL-DOMAIN CALIBRATION OF MULTISTEP ANALOG-TO-DIGITAL CONVERTERS [J].

LEE, SH ;

SONG, BS .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (12) :1679-1688

[8] A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced number of amplifiers [J].

Nagaraj, K ;

Fetterman, HS ;

Anidjar, J ;

Lewis, SH ;

Renninger, RG .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (03) :312-320

[9] MATCHING PROPERTIES OF MOS-TRANSISTORS [J].

PELGROM, MJM ;

DUINMAIJER, ACJ ;

WELBERS, APG .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (05) :1433-1440

[10]

RAY S, 2006, ISSCC DIG TECH PAPER, P228